



CS302
QUIZ#4
FINAL TERM
FALL 2024
BY
BUTTERCUP
FOR LMS HANDLING
CONTACT
0324-9427076
THE BRAINY SQUAD



vulms.vu.edu.pk/()

**CS302 - Digital Logic Design (Semester Quiz # 04)****Question # 10 of 10 (Start time: 09:24:48 PM, 08 January 2025)**

With a 100 KHz clock frequency, eight bits can be serially entered into a shift register in

Select the correct option

10 micro seconds



80 micro seconds



8 micro seconds



80 mili seconds

Question # 9 of 10 (Start time: 09:24:09 PM, 08 January 2025)

Karnaugh map is used in designing

Select the correct option



All of the above



a clock



an UP/DOWN counter



a counter

9:24 PM

Vo WiFi 4G 7.31 K/S 30



vulms.vu.edu.pk/



1



Question # 8 of 10 (Start time: 09:23:37 PM, 08 January 2025)

In designing any counter the transition from a current state to the next state is determined by

Select the correct option

<input type="radio"/>	Only inputs
<input type="radio"/>	Only current state
<input type="radio"/>	current state and outputs
<input checked="" type="radio"/>	Current state and inputs

BUTTERCUP
0324-9427076



vulms.vu.edu.pk/()

**CS302 - Digital Logic Design (Semester Quiz # 04)****Question # 7 of 10 (Start time: 09:22:50 PM, 08 January 2025)**

The _____ inputs can be directly mapped to Karnaugh maps.

Select the correct option

<input checked="" type="radio"/>	S-R
<input type="radio"/>	J-K
<input type="radio"/>	External
<input type="radio"/>	Flip-flop

**Question # 6 of 10 (Start time: 09:22:22 PM, 08 January 2025)**

Choose the best possible answer of following question:
The D flip-flop is only activated by_____.

Select the correct option

<input checked="" type="radio"/>	a positive edge trigger
<input type="radio"/>	a negative edge trigger
<input type="radio"/>	both positive & negative edge trigger
<input type="radio"/>	None of the given options



CS302 - Digital Logic Design (Semester Quiz # 04)

Question # 5 of 10 (Start time: 09:21:46 PM, 08 January 2025)

Each stage of Master-slave flip-flop works at ____ of the clock signal

Select the correct option

- | | |
|----------------------------------|---|
| <input type="radio"/> | Each stage works on complete clock signal |
| <input checked="" type="radio"/> | One half |
| <input type="radio"/> | One fourth |
| <input type="radio"/> | One third |



vulms.vu.edu.pk/()



CS302 - Digital Logic Design (Semester Quiz # 04)

Question # 4 of 10 (Start time: 09:21:11 PM, 08 January 2025)

The 74HC163 is a 4-bit Synchronous Counter.it has.....data output pins

Select the correct option

<input type="radio"/>	2
<input type="radio"/>	6
<input checked="" type="radio"/>	4
<input type="radio"/>	8

BUTTERCUP
0324-942707
6

Question # 3 of 10 (Start time: 09:20:06 PM, 08 January 2025)

Total Marks: 1

The counter states or the range of numbers of a counter is determined by the formula. ("n" represents the total number of flip-flops)

Select the correct option

- | | |
|----------------------------------|---|
| <input type="radio"/> | $(2 \text{ raise to power } n)$ |
| <input type="radio"/> | $(n \text{ raise to power } 2 \text{ and then minus } 1)$ |
| <input checked="" type="radio"/> | $(2 \text{ raise to power } n \text{ and then minus } 1)$ |
| <input type="radio"/> | $(n \text{ raise to power } 2)$ |

Click to Save Answer & Move to Next Question

Question # 2 of 10 (**Start time: 09:19:26 PM, 08 January 2025**)

To parallel load a byte of data into a shift register, there must be

Select the correct option

<input type="radio"/>	eight clock pulse
<input type="radio"/>	one clock pulse for each 0 in the data
<input checked="" type="radio"/>	one clock pulse
<input type="radio"/>	one clock pulse for each 1 in the data

Question # 1 of 10 (Start time: 09:18:01 PM, 08 January 2025)

_____ is said to occur when multiple internal variables change due to change in one input variable

Select the correct option

<input checked="" type="radio"/>	Race condition
<input type="radio"/>	Clock Skew
<input type="radio"/>	Hold delay
<input type="radio"/>	Hold and Wait

Click to Save Answer

Asynchronous mean that_____

Select the correct option

<input type="radio"/>	Each flip-flop except the last one is enabled by the output of the preceding flip-flop
<input type="radio"/>	Each alternative flip-flop after the first one is enabled by the output of the preceding flip-flop
<input checked="" type="radio"/>	Each flip-flop after the first one is enabled by the output of the preceding flip-flop
<input type="radio"/>	Each flip-flop is enabled by the output of the preceding flip-flop

Question # 9 of 10 (Start time: 08:23:10 PM, 08 January 2025)

For a down counter that counts from (111 to 000), if current state is "101" the next state will be _____

Select the correct option

<input type="radio"/>	none of given options
<input type="radio"/>	111
<input checked="" type="radio"/>	110
<input type="radio"/>	010

Question # 8 of 10 (Start time: 08:21:51 PM, 08 January 2025)

The Test Vector definition defines the test vectors for all the three counter inputs and _____counter output/outputs.

Select the correct option

<input type="radio"/>	Four
<input checked="" type="radio"/>	One
<input type="radio"/>	Three
<input type="radio"/>	Two

BUTTERCUP
0324-9427076



vulms.vu.edu.pk/()



CS302 - Digital Logic Design (Semester Quiz # 04)

Question # 7 of 10 (**Start time: 07:38:02 PM, 08 January 2025**)

Each stage of Master-slave flip-flop works at ____ of the clock signal

Select the correct option

<input type="radio"/>	One fourth
<input type="radio"/>	One third
<input checked="" type="radio"/>	One half
<input type="radio"/>	Each stage works on complete clock signal

Question # 6 of 10 (Start time: 07:36:26 PM, 08 January 2025)

----- flip-flops are obsolete now.

Select the correct option

<input type="radio"/>	D-Flipflop
<input type="radio"/>	Edge-triggered
<input checked="" type="radio"/>	Master-Slave
<input type="radio"/>	T-Flipflop



CS302 - Digital Logic Design (Semester Quiz # 04)

Question # 5 of 10 (Start time: 07:34:45 PM, 08 January 2025)

The glitches due to "Race Condition" can be avoided by using a _____

Select the correct option

- | | |
|----------------------------------|------------------------------------|
| <input type="radio"/> | Pulse triggered flip-flops |
| <input type="radio"/> | Negative-Edge triggered flip-flops |
| <input checked="" type="radio"/> | Positive-Edge triggered flip-flops |
| <input type="radio"/> | Gated flip-flops |

CS302 - Digital Logic Design (Semester Quiz # 04)

Question # 4 of 10 (**Start time: 07:34:19 PM, 08 January 2025**)

The Synchronous counters are also known as Ripple Counters:

Select the correct option

False



BUTTERCUP

True



0324-9427076



CS302 - Digital Logic Design (Semester Quiz # 04)

Question # 3 of 10 (Start time: 07:33:41 PM, 08 January 2025)

The term hold always means _____.

Select the correct option

<input type="radio"/>	$Q=0, \bar{Q}=0$
<input type="radio"/>	$Q=0, \bar{Q}=1$
<input checked="" type="radio"/>	No change
<input type="radio"/>	$Q=1, \bar{Q}=0$

Question # 2 of 10 (Start time: 07:33:02 PM, 08 January 2025)

Total Marks: 1

A 4- bit UP/DOWN counter is in DOWN mode and in the 1010 state. on the next clock pulse, to what state does the counter go?

Select the correct option

<input type="radio"/>	1100
<input checked="" type="radio"/>	1001
<input type="radio"/>	0011
<input type="radio"/>	1011

BUTTERCUP

0324-9427076

[Click to Save Answer & Move to Next Question](#)



Question # 1 of 10 (Start time: 07:32:10 PM, 08 January 2025)

According to Moore circuit, the output of synchronous sequential circuit depend/s on _____ of flip flop.

Select the correct option

<input checked="" type="radio"/>	Previous State
<input type="radio"/>	External Inputs
<input type="radio"/>	Present State
<input type="radio"/>	Next State

[Click to Save](#)

Question # 10 of 10 (Start time: 07:22:06 PM, 08 January 2025)

Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to _____.

Select the correct option

<input type="radio"/>	Reset
<input checked="" type="radio"/>	Toggle
<input type="radio"/>	Latch
<input type="radio"/>	Set

Click to Save A

Question # 9 of 10 (Start time: 07:21:24 PM, 08 January 2025)

A 4- bit UP/DOWN counter is in DOWN mode and in the 1010 state. on the next clock pulse, to what state does the counter go?

Select the correct option

<input checked="" type="radio"/>	1001
<input type="radio"/>	0011
<input type="radio"/>	1100
<input type="radio"/>	1011

Click to Save Answer & Move to

**Question # 8 of 10 (Start time: 07:20:50 PM, 08 January 2025)**

A divide-by-10 ring counter requires a minimum of

Select the correct option

<input type="radio"/>	five flip-flops
<input type="radio"/>	four flip-flops
<input type="radio"/>	twelve flip-flops
<input checked="" type="radio"/>	ten flip-flops



CS302 - Digital Logic Design (Semester Quiz # 04)

Question # 7 of 10 (Start time: 07:20:15 PM, 08 January 2025)

The terminal count of a 4-bit binary counter in the UP mode is_____

Select the correct option

<input type="radio"/>	0011
<input type="radio"/>	1100
<input type="radio"/>	0000
<input checked="" type="radio"/>	1111

Question # 6 of 10 (Start time: 07:19:38 PM, 08 January 2025)

A flip-flop is connected to +5 volts and it draws 5 mA of current during its operation, the power dissipation of the flip-flop is

Select the correct option

- 64 mW
- 10 mW
- 1024 mW
- 25 mW

Click to Save Answer & Move to Next Question



CS302 - Digital Logic Design (Semester Quiz # 04)

Question # 5 of 10 (Start time: 07:18:57 PM, 08 January 2025)

Karnaugh map is used in designing

Select the correct option

<input type="radio"/>	a counter
<input type="radio"/>	a clock
<input type="radio"/>	an UP/DOWN counter
<input checked="" type="radio"/>	All of the above

Question # 4 of 10 (**Start time: 07:17:51 PM, 08 January 2025**)

The characteristic equation of D-flip-flop implies that _____.

Select the correct option

<input type="radio"/>	The next state is independent of inputs
<input checked="" type="radio"/>	The next state is dependent on present state
<input type="radio"/>	The next state is independent of present state
<input type="radio"/>	The next state is dependent on previous state

**Question # 3 of 10 (Start time: 07:17:18 PM, 08 January 2025)**

If a circuit suffers "Clock Skew " problem, the output of circuit can't be guaranteed.

Select the correct option

False



True





CS302 - Digital Logic Design (Semester Quiz # 04)

Question # 2 of 10 (Start time: 07:16:45 PM, 08 January 2025)

The terminal count of a 4-bit binary counter in the DOWN mode is_____

Select the correct option

- | | |
|----------------------------------|------|
| <input checked="" type="radio"/> | 0000 |
| <input type="radio"/> | 0011 |
| <input type="radio"/> | 1111 |
| <input type="radio"/> | 1100 |



CS302 - Digital Logic Design (Semester Quiz # 04)

Question # 1 of 10 (Start time: 07:16:21 PM, 08 January 2025)

----- Counters as the name indicates are not triggered simultaneously

Select the correct option

<input type="radio"/>	Synchronous
<input type="radio"/>	Negative-Edge triggered
<input checked="" type="radio"/>	Asynchronous
<input type="radio"/>	Positive-Edge triggered

Click to

Question # 1 of 10 (start time: 04:29:08 PM, 08 January 2025)

A 4-bit binary UP/DOWN counter is in the binary state zero. the next state in the DOWN mode is_____

Select the correct option

<input type="radio"/>	1000
<input type="radio"/>	0001
<input checked="" type="radio"/>	1111
<input type="radio"/>	1110



Click to Save Answer & Move to

CS302 – Digital Logic Design (Semester Quiz # 04)

Question # 4 of 10 (**Start time: 04:31:55 PM, 08 January 2025**)

Number of states in an 8-bit Johnson counter sequence are:

Select the correct option

<input type="radio"/>	8
<input checked="" type="radio"/>	16
<input type="radio"/>	12
<input type="radio"/>	14

CS302 - Digital Logic Design (Semester Quiz # 04)

Question # 3 of 10 (**Start time: 04:31:22 PM, 08 January 2025**)

A decade counter is _____

Select the correct option

<input type="radio"/>	Mod-8 counter
<input type="radio"/>	Mod-3 counter
<input checked="" type="radio"/>	Mod-10 counter
<input type="radio"/>	Mod-5 counter

Question # 2 of 10 (Start time: 04:30:48 PM, 08 January 2025)

Total Marks: 1

A flip-flop is connected to +5 volts and it draws 5 mA of current during its operation, the power dissipation of the flip-flop is

Select the correct option

<input type="radio"/>	64 mW
<input type="radio"/>	1024 mW
<input type="radio"/>	10 mW
<input checked="" type="radio"/>	25 mW

BUTTERCUP
0324-9427076[Click to Save Answer & Move to Next Question](#)

CS302 - Digital Logic Design (Semester Quiz # 04)

Question # 6 of 10 (**Start time: 04:33:28 PM, 08 January 2025**)

A stage in the shift register consists of

Select the correct option

<input type="radio"/>	a byte of storage
<input type="radio"/>	a latch
<input type="radio"/>	four bits of storage
<input checked="" type="radio"/>	a flip flop

Question # 5 of 10 (Start time: 04:32:29 PM, 08 January 2025)

The characteristic equation of D-flip-flop implies that _____.

Select the correct option



The next state is dependent on present state



The next state is independent of inputs



The next state is dependent on previous state



The next state is independent of present state

Question # 8 of 10 (Start time: 04:35:04 PM, 08 January 2025)

The term hold always means _____.

Select the correct option

<input checked="" type="radio"/>	No change
<input type="radio"/>	$Q=1, \bar{Q}=0$
<input type="radio"/>	$Q=0, \bar{Q}=0$
<input type="radio"/>	$Q=0, \bar{Q}=1$

BUTTERCUP
0324-9427076

Question # 7 of 10 (start time: 04:34:03 PM, 08 January 2025)

Total M

The Test Vector definition defines the test vectors for all the three counter inputs and _____ counter output/outputs.

Select the correct option

One

Four

Two

Three

Click to Save Answer & Move to Next Question

Question # 10 of 10 (Start time: 04:36:27 PM, 08 January 2025)

RCO stands for _____

Select the correct option

- | | |
|----------------------------------|--------------------------------|
| <input checked="" type="radio"/> | Reconfiguration Counter Output |
| <input type="radio"/> | Reconfiguration Clock Output |
| <input type="radio"/> | Ripple Clock Output |
| <input type="radio"/> | Ripple Counter Output |



Click to

Question # 9 of 10 (Start time: 04:35:47 PM, 08 January 2025)

Two states are said to be equal if they have exactly same_____.

Select the correct option

- | | |
|----------------------------------|---------------------------|
| <input type="radio"/> | None of the given options |
| <input type="radio"/> | Next state |
| <input type="radio"/> | Inputs |
| <input checked="" type="radio"/> | Outputs |

[Click to Save Answer & Move to](#)



CS302
QUIZ#4
FINAL TERM
FALL 2024
BY
BUTTERCUP
FOR LMS HANDLING
CONTACT
0324-9427076
THE BRAINY SQUAD