

**VISIT ANY MORE FREELY SOLUTIONS**

**VUAnswer.com**

**CS501 QUIZ 1 SOLVED**

**Provide by VU Answer**

1. \_\_\_ is/are example(s) of synchronous communication.

**a) Register to Register**

b) Register to Memory

c) Memory to Memory

d) All of the given

2. Which of the following pins of the processor is designated for maskable interrupts?

a) NMI

b) MI

**c) INTR**

d) RINT

3.  $ET = \underline{\hspace{2cm}}$

a)  $CP \times IC \times T$

**b)  $CPI \times IC \times T$**

c)  $CPI / IC \times T$

d)  $CPI \times IC/T$

**SUBSCRIBE OUR CHANNEL**

**<https://www.youtube.com/channel/UCvFS8fAv4bvZsOmWuWMIg3Q>**

**VISIT ANY MORE FREELY SOLUTIONS**

**VUAnswer.com**

4. By which file extension does the FALCON-A assembler loads a FALCON-Assembly file?

**a) .asmfa**

b) .org

c) .exe

d) .src

5. \_\_\_\_\_ signal has output direction with respect to printer

a) O<7...0>

b) STROBE#

c) INT#

**d) ACKNLG#**

6. \_\_\_\_ is said to occur when a 0 is received instead of a stop bit

**a) Framing error**

b) Party error

c) Block error

d) Over-run error

**SUBSCRIBE OUR CHANNEL**

**<https://www.youtube.com/channel/UCvFS8fAv4bvZsOmWuWMIg3Q>**

**VISIT ANY MORE FREELY SOLUTIONS**

**VUAnswer.com**

7. A component connected to the system bus and having control of it during a particular bus cycle is called \_

a) Slave component

**b) Master component**

c) System bus

d) Buffer component

8. The information about the interrupt vector is given in 8-bit from 0 to 7, which is translated to bit \_\_\_ on the data bus

**a) 16 to 32**

b) 11 to 18

c) 0 to 7

d) 8 to 15

9. Every interrupt handler has an interrupt return (IRET) instruction, this instruction is an example of \_\_\_ return

a) NEAR

**b) FAR**

c) SHORT

d) RELATIVE

**SUBSCRIBE OUR CHANNEL**

**<https://www.youtube.com/channel/UCvFS8fAv4bvZsOmWuWMIg3Q>**

## VISIT ANY MORE FREELY SOLUTIONS

[VUAnswer.com](http://VUAnswer.com)

10. Which I/O technique will be used by a sound card that may need to access data stored in the computer's RAM?

- a) Programmed I/O
- b) Interrupt driven I/O
- c) Direct memory access(DMA)**
- d) Polling

11. What should be the behavior of interrupt during critical section?

- a) Must remain disable**
- b) Must remain enable
- c) Depends on current situation
- d) Only important interrupts be enabled

12. Identify the type of serial communication error condition in which "0" is received instead of stop bit(which is always a "1")

- a) Framing error**
- b) Parity error
- c) Overrun error
- d) Under run error

13. The Pentium does allow the use of some part of its \_\_\_\_\_ accumulator register EAX

## SUBSCRIBE OUR CHANNEL

<https://www.youtube.com/channel/UCvFS8fAv4bvZsOmWuWMIg3Q>

VISIT ANY MORE FREELY SOLUTIONS

[VUAnswer.com](http://VUAnswer.com)

- a) 8 bits
- b) 16 bits
- c) 32 bits**
- d) 64 bits

14. Where does the processor store the address of the first instruction of the ISR?

- a) Interrupt vector**
- b) Interrupt request
- c) Interrupt handler
- d) All of the given options

15. \_\_\_ is the time needed by the CPU to recognize (not service) an interrupt request.

- a) Interrupt latency**
- b) Response deadline
- c) Timer delay
- d) Throughput

16. At the start of the transfer operation in synchronous communication, the master activates the signal.

- a) Read**
- b) Enable

SUBSCRIBE OUR CHANNEL

<https://www.youtube.com/channel/UCvFS8fAv4bvZsOmWuWMIg3Q>

**VISIT ANY MORE FREELY SOLUTIONS**

**VUAnswer.com**

- c) Data
- d) Acknowledge

17. Which is the last instruction of the ISR that is to be executed when the ISR terminates?

- a) IRET**
- b) IRQ
- c) INT
- d) NMI

18. Which one of the following methods for resolving the priority makes use of individual bits of a priority encoder?

- a) Daisy-Chaining Priority
- b) Asynchronous Priority
- c) Parallel Priority**
- d) Semi-synchronous Priority

19. Tri-state buffers are used for removing\_\_\_\_\_.

- a) Instruction collision
- b) bus collision
- c) Instruction contention

**SUBSCRIBE OUR CHANNEL**

**<https://www.youtube.com/channel/UCvFS8fAv4bvZsOmWuWMIg3Q>**

**VISIT ANY MORE FREELY SOLUTIONS**

**VUAnswer.com**

**d) bus contention**

20. When a particular sector is found, the data is transferred to\_\_\_\_\_.

a) RAM

**b) I/O module**

c) Cache memory

d) Instruction registers

21. Interrupt driven I/O is better than\_\_\_\_\_.

**a) Polling**

b) Data forwarding

c) Stall

d) First In First Out

22. Select the parts of a hard disk.

a) Header only

b) Data section and a trailer

c) Data section only

**d) Header, data section and a trailer**

**SUBSCRIBE OUR CHANNEL**

**<https://www.youtube.com/channel/UCvFS8fAv4bvZsOmWuWMIg3Q>**

**VISIT ANY MORE FREELY SOLUTIONS**

**VUAnswer.com**

23. In the little-endian format exchanging data between computer, the data transmitted by one will be received in a “swapped” form by the other.

- a) Organized
- b) Signals
- c) Swapped**
- d) Arranged

24. In which technique does the hardware directly access host memory for reading or writing independent of CPU?

- a) Direct Memory Access (DMA)**
- b) Programmed I/O
- c) Interrupt driven I/O
- d) Polling

25. Most parallel I/O ports used with peripheral devices are mapped on a range of \_\_\_\_\_.

- a) Bus addresses
- b) Direct memory access
- c) Contiguous addresses**
- d) Cache

26. \_\_\_ signal is used in printer with DB-25 interface to reset its controller.

**SUBSCRIBE OUR CHANNEL**

**<https://www.youtube.com/channel/UCvFS8fAv4bvZsOmWuWMIg3Q>**

**VISIT ANY MORE FREELY SOLUTIONS**

**VUAnswer.com**

- a) #PE
- b) #STROB
- c) #INIT**
- d) #SLCT

27. Why DMA is faster than Programmer I/O technique because?

- a) DMA transfers data directly using CPU
- b) DMA transfers data directly without using CPU**
- c) DMA uses buffers with CPU
- d) DMA uses interrupted driven I/O

28. In 8086/8088 processor, interrupt vector table is located at the memory location \_\_\_\_\_.

- a) 0**
- b) 4
- c) 256
- d) 1024

29. When an I/O module has a capability of executing a specific set of instructions for specific I/O devices in the memory without the involvement of CPU is called \_\_\_\_\_

- a) Selector Channel

**SUBSCRIBE OUR CHANNEL**

**<https://www.youtube.com/channel/UCvFS8fAv4bvZsOmWuWMIg3Q>**

**VISIT ANY MORE FREELY SOLUTIONS**

**VUAnswer.com**

**b) I/O Channel**

- c) I/O processors
- d) Cycle Stealing

30. \_\_\_lets the user execute the program, one instruction at a time.

**a) Single Step**

- b) Execute
- c) Change PC
- d) List File

31. Which one of the following is NOT a technique used when the CPU wants to exchange data with a peripheral device?

- a) Direct Memory Access (DMA)
- b) Interrupt driven I/O
- c) Programmed I/O

**d) Virtual Memory**

**SUBSCRIBE OUR CHANNEL**

**<https://www.youtube.com/channel/UCvFS8fAv4bvZsOmWuWMIg3Q>**

**VISIT ANY MORE FREELY SOLUTIONS**

**[VUAnswer.com](http://VUAnswer.com)**

**Note:**

If you found any mistake in quiz correct on it.

Get more solved quizzes, assignment, past paper and vu solutions free to visit our website **[VUAnswer.com](http://VUAnswer.com)**.

For help and suggestions contact us freely.

**REGARD SARIM**

**WHATSAPP +923162965677**

**VU Answer**  
your right path

**REMEMBER IN YOUR PRECIOUS PRAYERS**

**SUBSCRIBE OUR CHANNEL**

**<https://www.youtube.com/channel/UCvFS8fAv4bvZsOmWuWMIg3Q>**