



CS302

HIGHLIGHTED (HANDOUTS)

VU SPARKY




VU SPARKY
By HB

HB

Student Services Available

LMS HANDLING
@hamzabahti25

PAID ASSIGNMENTS

PAID QUIZ'S

GDB'S
@hbvuofficial



LECTURE WATCHING

PROJECTS HANDLING

@hamzabahti25 @studywithhamza25 @vusparky25

 **+923147094561**



FOR PAID SOLUTIONS CONTACT 03147094561

Click Join Now & Subscribe Button

SUBSCRIBE

WHATSAPP GROUP 1

Join NOW

WHATSAPP GROUP 2

Join NOW

WHATSAPP GROUP 3

Join NOW

Join WHATSAPP CHANNEL

JOIN NOW

Highlights Handouts

لینے کے لیے رابطہ کرے۔

03147094561

<https://www.youtube.com/@studywithhamza25>

FOR PAID SOLUTIONS CONTACT 03147094561



For short lectures, Search on Youtube:

“Cs302 short lectures By Amir”

Lesson No. 01

AN OVERVIEW & NUMBER SYSTEMS

Analogue versus Digital

Most of the quantities in nature that can be measured are continuous. Examples include

- **Intensity of light during the day:** The intensity of light gradually increases as the sun rises in the morning; it remains constant throughout the day and then gradually decreases as the sun sets until it becomes completely dark. The change in the light throughout the day is gradual and continuous. Even with a sudden change in weather when the sun is obscured by a cloud the fall in the light intensity although very sharp however is still continuous and is not abrupt.
- **Rise and fall in temperature during a 24-hour period:** The temperature also rises and falls with the passage of time during the day and in the night. The change in temperature is never abrupt but gradual and continuous.
- **Velocity of a car travelling from A to B:** The velocity of a car travelling from one city to another varies in a continuous manner. Even if it abruptly accelerates or stops suddenly, the change in velocity seemingly very sudden and abrupt is never abrupt in reality. This can be confirmed by measuring the velocity in short time intervals of few milliseconds.

The measurable values generally change over a continuous range having a minimum and maximum value. The temperature values in a summer month change between 23 °C to 45 °C. A car can travel at any velocity between 0 to 120 mph.

Digital representing of quantities

Digital quantities unlike Analogue quantities are not continuous but represent quantities measured at discrete intervals. Consider the continuous signal as shown in the figure 1.1.

To represent this signal digitally the signal is sampled at fixed and equal intervals. The continuous signal is sampled at 15 fixed and equal intervals. Figure 1.2. The set of values (1, 2, 4, 7, 18, 34, 25, 23, 35, 37, 29, 42, 41, 25 and 22) measured at the sampling points represent the continuous signal. The 15 samples do not exactly represent the original signal but only approximate the original continuous signal. This can be confirmed by plotting the 15 sample points. Figure 1.3. The reconstructed signal from the 15 samples has sharp corners and edges in contrast to the original signal that has smooth curves.

If the number of samples that are collected is reduced by half, the reconstructed signal will be very different from the original. The reconstructed signal using 7 samples have missing peak and dip at 34 °C and 23 °C respectively. Figure 1.4. The reason for the difference between the original and the reconstructed signal is due to under-sampling. A more accurate representation of the continuous signal is possible if the number of samples and sampling intervals are increased. If the sampling is increased to infinity the number of values would still be discrete but they would be very close and closely match the actual signal.




Figure 1.1 Continuous signal showing temperature varying with time




Figure 1.2 Sampling the Continuous Signal at 15 equal intervals




Figure 1.3 Reconstructed Signal by plotting 15 sampled values




Figure 1.4 Reconstructed Signal by plotting 7 sampled values

Electronic Processing of Continuous and Digital Quantities

Electronic Processing of the continuous quantities or their Digital representation requires that the continuous signals or the discrete values be converted and represented in terms of voltages. There are basically two types of Electronic Processing Systems.

- **Analogue Electronic Systems:** These systems accept and process continuous signals represented in the form continuous voltage or current signals. The continuous quantities are converted into continuous voltage or current signals by transducers. The block diagram describes the processing by an Analogue Electronic System. Figure 1.5.

- **Digital Electronic Systems:** These systems accept and process discrete samples representing the actual continuous signal. Analogue to Digital Converters are used to sample the continuous voltage signals representing the original signal.

Do the Digital Electronic Systems use voltages to represent the discrete samples of the continuous signal? This question can be answered by considering a very simple example of a calculator which is a Digital Electronic System. Assume that a calculator is calibrated to represent the number 1 by 1 millivolt (mV). Thus the number 39 is represented by the calculator in terms of voltage as 39 mV. Calculators can also represent large numbers such as 6.25×10^{18} (as in 1 Coulomb = 6.25×10^{18} electrons). The value in terms of volts is 6.25×10^{15} volts! This voltage value can not be practically represented by any electronic circuit. Thus Digital Systems do not use discrete samples represented as voltage values.




Figure 1.5 Analogue Electronic System processing continuous quantities

Digital Systems and Digital Values

Digital systems are designed to work with two voltage values. A +5 volts represents a logic high state or logic 1 state and 0 volts represents a logic low state or logic 0 state. The Digital Systems which are based on two voltage values or two states can easily represent any two values. For example,

- The numbers '0' and '1'
- The state of a switch 'on' or 'off'
- The colour 'black' and 'white'
- The temperature 'hot' and 'cold'
- An object 'moving' or 'stationary'

Representing two values or two states is not very practical, as many naturally occurring phenomena have values or state that are more than two. For example, numbers have widely varying ranges, a colour palette might have 64 different shades of the colour red, the temperature of boiling water at room temperature varies from 30 °C to 100 °C. Digital Systems are based on the Binary Number system which allows more than two or multiple values to be represented very conveniently.

Binary Number System

The Binary Number System unlike the Decimal number system is based on two values. Each digit or bit in Binary Number system can represent only two values, a '0' and a '1'. A single digit of the Decimal Number system represents 10 values, 0, 1, 2 to 9. The Binary Number System can be used to represent more than two values by combining binary digits or bits. In a Decimal Number System a single digit can represent 10 different values (0 to 9), representing more than 10 values requires a combination of two digits which allows up to 100 values to be represented (0 to 99). A Combination of Binary Numbers is used to represent different quantities.

- **Represent Colours:** A palette of four colours red, blue, green and yellow can be represented by a combination of two digital values 00, 01, 10 and 11 respectively.
- **Representing Temperature:** An analogue value such as 39°C can be represented in a digital format by a combination of 0s and 1s. Thus 39 is 100111 in digital form.

Any quantity such as the intensity of light, temperature, velocity, colour etc. can be represented through digital values. The number of digits (0s and 1s) that represents a quantity is proportional to the range of values that are to be represented. For example, to represent a palette of eight colours a combination of three digits is used. Representing a temperature range of 0° C to 100° C requires a combination of up to seven digits.

Digital Systems uses the Binary Number System to represent two or multiple values, stores and processes the binary values in terms of 5 volts and 0 volts. Thus the number 39 represented in binary as 100111 is stored electronically in as +5 v, 0v, 0v, +5 v, +5 v and +5 v.

Advantages of working in the Digital Domain

Handling information digitally offers several advantages. Some of the merits of a digital system are spelled out. Details of some these aspects will be discussed and studied in the Digital Logic Design course. Other aspects will be covered in several other courses.

- **Storing and processing data in the digital domain is more efficient:** Computers are very efficient in processing massive amounts of information and data. Computers process information that is represented digitally in the form of Binary Numbers. A Digital CD stores large number of video and audio clips. Same number of audio and video clips if stored in analogue form will require a number of video and audio cassettes.
- **Transmission of data in the digital form is more efficient and reliable:** Modern information transmission techniques are relying more on digital transmission due to its reliability as it is less prone to errors. Even if errors occur during the transmission methods exist which allow for quick detection and correction of errors.
- **Detecting and Correcting errors in digital data is easier:** Coding Theory is an area which deals with implementing digital codes that allow for detection and correction of multi-bit errors. In the Digital Logic Design course a simple method to detect single bit errors using the Parity bit will be considered.
- **Data can be easily and precisely reproduced:** The picture quality and the sound quality of digital videos are far more superior to those of analogue videos. The reason being that the digital video stored as digital numbers can be exactly reproduced where as analogue video is stored as a continuous signal can not be reproduced with exact precision.
- **Digital systems are easy to design and implement:** Digital Systems are based on two-state Binary Number System. Consequently the Digital Circuitry is based on the two-voltage states, performing very simple operations. Complex Microprocessors are implemented using simple digital circuits. Several simple Digital Systems will be discussed in the Digital Logic course.

- **Digital circuits occupy small space:** Digital circuits are based on two logical states. Electronic circuitry that implements the two states is very simple. Due to the simplicity of the circuitry it can be easily implemented in a very small area. The PC motherboard having an area of approximately 1 sq.ft has most of the circuitry of a powerful computer. A memory chip small enough to be held in the palm of a hand is able to store an entire collection of books.

Information Processing by a Digital System

A Digital system such as a computer not only handles numbers but all kinds of information.

- **Numbers:** A computer is able to store and process all types of numbers, integers, fractions etc. and is able to perform different kinds of arithmetic operations on the numbers.
- **Text:** A computer in a news reporting room is used to write and edit news reports. A Mathematician uses a computer to write mathematical equations explaining the dissipation of heat by a heat sink. The computer is able to store and process text and symbols.
- **Drawings, Diagrams and Pictures:** A computer can store very conveniently complex engineering drawings and diagrams. It allows real life still pictures or videos to be processed and edited.
- **Music and Sound:** Musicians and Composers use a computer to work on a new compositions. Computers understand spoken commands.

A Digital System (computer) is capable of handling different types of information, which is represented in the form of Binary Numbers. The different types of information use different standards and binary formats. For example, computers use the Binary number system to represent numbers. Characters used in writing text are represented through yet another standard known as ASCII which allows alphabets, punctuation marks and numbers to be represented through a combination of 0s and 1s.

Digital Components and their internal working

Digital system process binary information electronically through specialized circuits designed for handling digital information. These circuits as mentioned earlier operate with two voltage values of +5 volts and 0 volts. These specialized electronic circuits are known as Logic Gates and are considered to be the Basic Building Blocks of any Digital circuit.

The commonly used Logic Gates are the AND gate, the OR gate and the Inverter or NOT Gate. Other gates that are frequently used include NOR, NAND, XOR and XNOR. Each of these gates is designed to perform a unique operation on the input information which is known as a logical or Boolean operation.

Large and complex digital system such as a computer is built using combinations of these basic Logic Gates. These basic building blocks are available in the form of Integrated Circuit or ICs. These gates are implemented using standard CMOS and TTL technologies that determine the operational characteristics of the gates such as the power dissipation, operational voltages (3.3v or 5 v), frequency response etc.




Figure 1.6 Symbolic representations of logic gates.

Combinational Logic Circuits and Functional Devices

The logic gates which form the basic building blocks of a digital system are designed to perform simple logic operations. A single logic gate is not of much use unless it is connected with other gates to collectively act upon the input data. Different gates are combined to build a circuit that is capable of performing some useful operation like adding three numbers. Such circuits are known as Combinational Logic Circuits or Combinational Circuits. An Adder Combinational Circuit that is able to add two single bit binary numbers and give a single bit Sum and Carry output is shown. Figure 1.7.

Implementing large digital system by connecting together logic gates is very tedious and time consuming; the circuit implemented occupies large space, are power hungry, slow and are difficult to troubleshoot.




Figure 1.7 1-bit Full-Adder Combinational Circuit

Digital circuits to perform specific functions are available as Integrated Circuits for use. Implementing a Digital system in terms of these dedicated functional units makes the system more economical and reliable. Thus an adder circuit does not have to be implemented by connecting various gates, a standard Adder IC is available that can be readily used. Other

commonly used combinational functional devices are Comparators, Decoders, Encoders, Multiplexers and Demultiplexers.

Sequential logic and implementation

Digital systems are used in vast variety of industrial applications and house hold electronic gadgets. Many of these digital circuits generate an output that is not only dependent on the current input but also some previously saved information which is used by the digital circuit. Consider the example of a digital counter which is used by many digital applications where a count value or the time of the day has to be displayed. The digital counter which counts downwards from 10 to 0 is initialized to the value 10. When the counter receives an external signal in the form of a pulse the counter decrements the count value to 9. On receiving successive pulses the counter decrements the currently stored count value by one, until the counter has been decremented to 0. On reaching the count value zero, the counter could switch off a washing machine, a microwave oven or switch on an air-conditioning system.

The counter stores or remembers the previous count value. The new count value is determined by the previously stored count value and the new input which it receives in the form of a pulse (a binary 1). The diagram of the counter circuit is shown in the figure. Figure 1.8.

Digital circuits that generate a new output on the basis of some previously stored information and the new input are known as Sequential circuits. Sequential circuits are a combination of Combinational circuits and a memory element which is able to store some previous information. Sequential circuits are a very important part of digital systems. Most digital systems have sequential logic in addition to the combinational logic. An example of sequential circuits is counters such as the down-counter which generates a new decremented output value based on the previous stored value and an external input. The storage element or the memory element which is an essential part of a sequential circuit is implemented a flip-flop using a very simple digital circuit known as a flip-flop.




Figure 1.8 A Counter Sequential Circuit

Programmable Logic Devices (PLDs)

The modern trend in implementing specialized dedicated digital systems is through configurable hardware; hardware which can be programmed by the end user. A digital

controller for a washing machine can be implemented by connecting together pieces of combinational and sequential functional units. These implementations are reliable however they occupy considerable space. The implementation time also increases. A general purpose circuit that can be programmed to perform a certain task like controlling a washing machine reduces the implementation cost and time.

Cost is incurred on implementing a digital controller for a washing machine which requires that an inventory of all its components such as its logic circuits, functional devices and the counter circuits be maintained. The implementation time is significantly high as all the circuit components have to be placed on a circuit board and connected together. If there is a change in the controller circuit the entire circuit board has to be redesigned. A PLD based washing machine controller does not require a large inventory of components to be maintained. Most of the functionality of the controller circuit is implemented within a single PLD integrated circuit thereby considerably reducing the circuit size. Changes in the controller design can be readily implemented by programming the PLD.

Programmable Logic Devices can be used to implement Combinational and Sequential Digital Circuits.

Memory

Memory plays a very important role in Digital systems. A research article being edited by a scientist on a computer is stored electronically in the digital memory whilst changes are being made to the document. Once the document has been finalized and stored on some media for subsequent printing the memory can be reused to work on some other document. Memory also needs to store information permanently even when the electrical power is turned off. Permanent memories usually contain essential information required for operating the digital system. This important information is provided by the manufacturer of a digital system.

Memory is organized to allow large amounts of data storage and quick access. Memory (ROM) which permanently stores data allows data to be read only. The Memory does not allow writing of data. Volatile memory (RAM) does not store information permanently. If the power supplied to the RAM circuitry is turned off, the contents of the RAM are permanently lost and can not be recovered when power is restored. RAM allows reading and writing of data. Both RAM and ROM are an essential part of a digital system.

Analogue to Digital and Digital to Analogue conversion and Interfacing

Real-world quantities as mentioned earlier are continuous in nature and have widely varying ranges. Processing of real-world information can be efficiently and reliably done in the digital domain. This requires real-world quantities to be read and converted into equivalent digital values which can be processed by a digital system. In most cases the processed output needs to be converted back into real-world quantities. Thus two conversions are required, one from the real-world to the digital domain and then back from the digital domain to the real-world.

Modern digitally controlled industrial units extensively use Analogue to Digital (A/D) and Digital to Analogue (D/A) converters to convert quantities represented as an analogue voltage into an equivalent digital representation and vice versa. Consider the example of an industrial controller that controls a chemical reaction vessel which is being heated to expedite the chemical reaction. Figure 1.9. Temperature of the vessel is monitored to control the chemical reaction. As the temperature of the vessel rises the heat has to be reduced by a proportional

level. An electronic temperature sensor (transducer) converts the temperature into an equivalent voltage value. This voltage value is continuous and proportion to the temperature. The voltage representing the temperature is converted into a digital representation which is fed to a digital controller that generates a digital value corresponding to the desired amount of heat. The digitized output representing the heat is converted back to a voltage value which is continuous and is used to control a valve that regulates the heat. An A/D converter converts the analogue voltage value representing the temperature into a corresponding digital value for processing. A D/A converter converts back the digital heat value to its corresponding continuous value for regulating the heater.




Figure 1.9 Digitally Controlled Industrial Heater Unit

A/D and D/A converters are an important aspect of digital systems. These devices serve as a bridge between the real and digital world allow the two to communicate and interact together.

Number Systems and Codes

Decimal Number System

The decimal number system has ten unique digits 0, 1, 2, 3... 9. Using these single digits, ten different values can be represented. Values greater than ten can be represented by using the same digits in different combinations. Thus ten is represented by the number 10, two hundred seventy five is represented by 275 etc. Thus same set of numbers 0,1 2... 9 are repeated in a specific order to represent larger numbers.

The decimal number system is a positional number system as the position of a digit represents its true magnitude. For example, 2 is less than 7, however 2 in 275 represents 200, whereas 7 represents 70. The left most digit has the highest weight and the right most digit has the lowest weight. 275 can be written in the form of an expression in terms of the base value of the number system and weights.

$$2 \times 10^2 + 7 \times 10^1 + 5 \times 10^0 = 200 + 70 + 5 = 275$$

where, 10 represents the base or radix

$10^2, 10^1, 10^0$ represent the weights 100, 10 and 1 of the numbers 2, 7 and 5

Fractions in Decimal Number System

In a Decimal Number System the fraction part is separated from the Integer part by a decimal point. The Integer part of a number is written on the left hand side of the decimal point. The Fraction part is written on the right side of the decimal point. The digits of the Integer part on the left hand side of the decimal point have weights $10^0, 10^1, 10^2$ etc. respectively starting from the digit to the immediate left of the decimal point and moving away from the decimal point towards the most significant digit on the left hand side. Fractions in decimal number system are also represented in terms of the base value of the number system and weights. The weights of the fraction part are represented by $10^{-1}, 10^{-2}, 10^{-3}$ etc. The weights decrease by a factor of 10 moving right of the decimal point. The number 382.91 in terms of the base number and weights is represented as

$$3 \times 10^2 + 8 \times 10^1 + 2 \times 10^0 + 9 \times 10^{-1} + 1 \times 10^{-2} = 300 + 80 + 2 + 0.9 + 0.01 = 382.91$$

Caveman number system

A number system discovered by archaeologists in a prehistoric cave indicates that the caveman used a number system that has 5 distinct shapes $\Sigma, \Delta, >, \Omega$ and \uparrow . Furthermore it has been determined that the symbols Σ to \uparrow represents the decimal equivalents 0 to 5 respectively.

Centuries ago a caveman returning after a successful hunting expedition records his successful hunt on the cave wall by carving out the numbers $\Delta\uparrow$. What does the number $\Delta\uparrow$ represent? The table 1.1 indicates that the Caveman numbers $\Delta\uparrow$ represents decimal number 9.

| Decimal Number | Caveman Number | Decimal Number | Caveman Number |
|----------------|------------------|----------------|------------------|
| 0 | Σ | 10 | $>\Sigma$ |
| 1 | Δ | 11 | $>\Delta$ |
| 2 | $>$ | 12 | $>>$ |
| 3 | Ω | 13 | $>\Omega$ |
| 4 | \uparrow | 14 | $>\uparrow$ |
| 5 | $\Delta\Sigma$ | 15 | $\Omega\Sigma$ |
| 6 | $\Delta\Delta$ | 16 | $\Omega\Delta$ |
| 7 | $\Delta>$ | 17 | $\Omega>$ |
| 8 | $\Delta\Omega$ | 18 | $\Omega\Omega$ |
| 9 | $\Delta\uparrow$ | 19 | $\Omega\uparrow$ |
| | | 20 | $\uparrow\Sigma$ |

Table 1.1 **Decimal equivalents of the Caveman Numbers**

The Caveman is using a Base-5 number system. A Base-5 number system has five unique symbols representing numbers 0 to 4. To represent numbers larger than 4, a combination of 2, 3, 4 or more combinations of Caveman numbers are used. Therefore, to represent the decimal number 5, a two number combination of the Caveman number system is used. The most significant digit is Δ which is equivalent to decimal 1. The least significant digit is Σ which is equivalent to decimal 0. The five combinations of Caveman numbers having the most significant digit Δ , represent decimal values 5 to 9 respectively. This is similar to the Decimal Number system, where a 2-digit combination of numbers is used to represent values

greater than 9. The most significant digit is set to 1 and the least significant digit varies from 0 to 9 to represent the next 10 values after the largest single decimal number digit 9.

The Caveman number $\Delta\uparrow$ can be written in expression form based on the Base value 5 and weights $5^0, 5^1, 5^2$ etc.

$$= \Delta \times 5^1 + \uparrow \times 5^0 = \Delta \times 5 + \uparrow \times 1$$

Replacing the Caveman numbers Δ and \uparrow with equivalent decimal values in the expression yields

$$= \Delta \times 5^1 + \uparrow \times 5^0 = 1 \times 5 + 4 \times 1 = 9$$

The number $\Delta\Omega\uparrow\Sigma$ in decimal is represented in expression form as

$$\Delta \times 5^3 + \Omega \times 5^2 + \uparrow \times 5^1 + \Sigma \times 5^0 = \Delta \times 125 + \Omega \times 25 + \uparrow \times 5 + \Sigma \times 1$$

Replacing the Caveman numbers with equivalent decimal values in the expression yields

$$= (1) \times 125 + (3) \times 25 + (4) \times 5 + (0) \times 1 = 125 + 75 + 20 + 0 = 220$$

Binary Number System

The Caveman Number system is a hypothetical number system introduced to explain that number system other than the Decimal Number system can exist and can be used to represent and count numbers. Digital systems use a Binary number system. Binary as the name indicates is a Base-2 number system having only two numbers 0 and 1. The Binary digit 0 or 1 is known as a 'Bit'. Table 1.2

| Decimal Number | Binary Number | Decimal Number | Binary Number |
|----------------|---------------|----------------|---------------|
| 0 | 0 | 10 | 1010 |
| 1 | 1 | 11 | 1011 |
| 2 | 10 | 12 | 1100 |
| 3 | 11 | 13 | 1101 |
| 4 | 100 | 14 | 1110 |
| 5 | 101 | 15 | 1111 |
| 6 | 110 | 16 | 10000 |
| 7 | 111 | 17 | 10001 |
| 8 | 1000 | 18 | 10010 |
| 9 | 1001 | 19 | 10011 |
| | | 20 | 10100 |

Table 1.2 Decimal equivalents of Binary Number System

Counting in Binary Number system is similar to counting in Decimal or Caveman Number systems. In a decimal Number system a value larger than 9 has to be represented by 2, 3, 4 or more digits. In the Caveman Number System a value larger than 4 has to be represented by 2, 3, 4 or more digits of the Caveman Number System. Similarly, in the Binary Number System a Binary number larger than 1 has to be represented by 2, 3, 4 or more binary digits.

Any binary number comprising of Binary 0 and 1 can be easily represented in terms of its decimal equivalent by writing the Binary Number in the form of an expression using the Base value 2 and weights $2^0, 2^1, 2^2$ etc.

The number 10011_2 (the subscript 2 indicates that the number is a binary number and not a decimal number ten thousand and eleven) can be rewritten in terms of the expression

$$\begin{aligned}10011_2 &= (1 \times 2^4) + (0 \times 2^3) + (0 \times 2^2) + (1 \times 2^1) + (1 \times 2^0) \\ &= (1 \times 16) + (0 \times 8) + (0 \times 4) + (1 \times 2) + (1 \times 1) \\ &= 16 + 0 + 0 + 2 + 1 \\ &= 19\end{aligned}$$

Fractions in Binary Number System

In a Decimal number system the Integer part and the Fraction part of a number are separated by a decimal point. In a Binary Number System the Integer part and the Fraction part of a Binary Number can be similarly represented separated by a decimal point. The Binary number 1011.101_2 has an Integer part represented by 1011 and a fraction part 101 separated by a decimal point. The subscript 2 indicates that the number is a binary number and not a decimal number. The Binary number 1011.101_2 can be written in terms of an expression using the Base value 2 and weights $2^3, 2^2, 2^1, 2^0, 2^{-1}, 2^{-2}$ and 2^{-3} .

$$\begin{aligned}1011.101_2 &= (1 \times 2^3) + (0 \times 2^2) + (1 \times 2^1) + (1 \times 2^0) + (1 \times 2^{-1}) + (0 \times 2^{-2}) + (1 \times 2^{-3}) \\ &= (1 \times 8) + (0 \times 4) + (1 \times 2) + (1 \times 1) + (1 \times 1/2) + (0 \times 1/4) + (1 \times 1/8) \\ &= 8 + 0 + 2 + 1 + 0.5 + 0 + 0.125 \\ &= 11.625\end{aligned}$$

Computers do handle numbers such as 11.625 that have an integer part and a fraction part. However, it does not use the binary representation 1011.101 . Such numbers are represented and used in Floating-Point Numbers notation which will be discussed latter.

For short lectures, Search on Youtube:
"Cs302 short lectures By Amir"

Lesson No. 02

NUMBER SYSTEMS

Binary to Decimal conversion

Most real world quantities are represented in Decimal Number System. Digital Systems on the other hand are based on the Binary Number System. Therefore, when converting from the Digital Domain to the real-world, Binary numbers have to be represented in terms of their Decimal equivalents.

The method used to convert from Binary to Decimal is the Sum-of-Weights method. The Sum-of-Weights method has been used to represent the Caveman numbers $\Delta\uparrow$, $\Delta\Omega\uparrow\Sigma$ and the Binary numbers 10011 and 1011.101 in the first lecture.

1. Sum-of-Weights Method

Sum-of-weights as the name indicates sums the weights of the Binary Digits (bits) of a Binary Number which is to be represented in Decimal. The Sum-of-Weights method can be used to convert a Binary number of any magnitude to its equivalent Decimal representation.

In the Sum-of-Weights method an extended expression is written in terms of the Binary Base Number 2 and the weights of the Binary number to be converted. The weights correspond to each of the binary bits which are multiplied by the corresponding binary value. Binary bits having the value 0 do not contribute any value towards the final sum expression.

The Binary number 10110_2 is therefore written in the form of an expression having weights 2^0 , 2^1 , 2^2 , 2^3 and 2^4 corresponding to the bits 0, 1, 1, 0 and 1 respectively. Weights 2^0 and 2^3 do not contribute in the final sum as the binary bits corresponding to these weights have the value 0.

$$\begin{aligned} 10110_2 &= 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 \\ &= 16 + 0 + 4 + 2 + 0 \\ &= 22 \end{aligned}$$

2. Sum-of-non-zero terms

In the Sum-of-Weights method, the Binary bits 0 do not contribute towards the final sum representing the decimal equivalent. Secondly, the weight of each binary bit increases by a factor of 2 starting with a weight of 1 for the least significant bit. For example, the Binary number 10110_2 has weights $2^0=1$, $2^1=2$, $2^2=4$, $2^3=8$ and $2^4=16$ corresponding to the bits 0, 1, 1, 0 and 1 respectively.

The Sum-of-non-zero terms method is a quicker method to determine decimal equivalents of binary numbers without resorting to writing an expression. In the Sum-of-non-zero terms method the weights of non-zero binary bits are summed, as the weights of zero binary bits do not contribute towards the final sum representing the decimal equivalent.

The weights of binary bits starting from the right most least significant bit is 1, The next significant bit on the left has the weight 2, followed by 4, 8, 16, 32 etc. corresponding to higher significant bits. In binary number system the weights of successive bits increase by an order of 2 towards the left side and decrease by an order of 2 towards the right side. Thus a binary number can be quickly converted into its decimal equivalent by adding weights of non-zero

terms which increase by a factor of 2. Binary numbers having an integer and a fraction part can similarly be converted into their decimal equivalents by applying the same method.

CS Study With Amir

- A quicker method is to add the weights of non-zero terms. Thus for the numbers
- $10011_2 = 16 + 2 + 1 = 19$
 - $1011.101_2 = 8 + 2 + 1 + \frac{1}{2} + \frac{1}{8} = 11 + \frac{5}{8} = 11.625$

Decimal to Binary conversion

Conversion from Decimal to Binary number system is also essential to represent real-world quantities in terms of Binary values. The Sum-of-weights and repeated division by 2 methods are used to convert a Decimal number to equivalent Binary.

1. Sum-of-Weights

The Sum-of-weights method used to convert Binary numbers into their Decimal equivalent is based on adding binary weights of the binary number bits. Converting back from the decimal number to the original Binary number requires finding the highest weight included in the sum representing the decimal equivalent. A Binary 1 is marked to represent the bit which contributed its weight in the Sum representing the decimal equivalent. The weight is subtracted from the sum decimal equivalent. The next highest weight included in the sum term is found. A binary 1 is marked to represent the bit which contributed its weight in the sum term and the weight is subtracted from the sum term. This process is repeated until the sum term becomes equal to zero. The binary 1s and 0s represent the binary bits that contributed their weight and bits that did not contribute any weight respectively.

The process of determining Binary equivalent of a Decimal number 392 and 411 is illustrated in a tabular form. Table 2.1.

| Sum Term | Highest Weight | Binary Number | Sum Term = Sum Term – Highest Weight |
|----------|----------------|---------------|--------------------------------------|
| 411 | 256 | 100000000 | 155 |
| 155 | 128 | 110000000 | 27 |
| 27 | 16 | 110010000 | 11 |
| 11 | 8 | 110011000 | 3 |
| 3 | 2 | 110011010 | 1 |
| 1 | 1 | 110011011 | 0 |

Table 2.1a Converting Decimal to Binary using Sum-of-Weights Method

| Sum Term | Highest Weight | Binary Number | Sum Term = Sum Term – Highest Weight |
|----------|----------------|---------------|--------------------------------------|
| 392 | 256 | 100000000 | 136 |
| 136 | 128 | 110000000 | 8 |
| 8 | 8 | 110001000 | 0 |

Table 2.1b Converting Decimal to Binary using Sum-of-Weights Method

The Sum of weights method requires mental arithmetic and is a quick way of converting small decimal numbers into binary. With practice large Decimal numbers can be converted into Binary equivalents.

2. Repeated Division-by-2

Repeated Division-by-2 method allows decimal numbers of any magnitude to be converted into binary. In this method the Decimal number to be converted into its Binary

equivalent is repeatedly divided by 2. The divisor is selected as 2 because the decimal number is being converted into Binary a Base-2 Number system. Repeated division method can be used to convert decimal number into any Number system by repeated division by the Base-Number. For example, the decimal number can be converted into the Caveman Number system by repeatedly dividing by 5, the Base number of the Caveman Number System. The Repeated Division method will be used in latter lectures to convert decimal into Hexadecimal and Octal Number Systems.

In the Repeated-Division method the Decimal number to be converted is divided by the Base Number, in this particular case 2. A quotient value and a remainder value is generated, both values are noted down. The remainder value in all subsequent divisions would be either a 0 or a 1. The quotient value obtained as a result of division by 2 is divided again by 2. The new quotient and remainder values are again noted down. In each step of the repeated division method the remainder values are noted down and the quotient values are repeatedly divided by the base number. The process of repeated division stops when the quotient value becomes zero. The remainders that have been noted in consecutive steps are written out to indicate the Binary equivalent of the Original Decimal Number.

| Number | Quotient after division | Remainder after division |
|--------|-------------------------|--------------------------|
| 392 | 196 | 0 |
| 196 | 98 | 0 |
| 98 | 49 | 0 |
| 49 | 24 | 1 |
| 24 | 12 | 0 |
| 12 | 6 | 0 |
| 6 | 3 | 0 |
| 3 | 1 | 1 |
| 1 | 0 | 1 |

Table 2.2 Converting Decimal to Binary using Repeated Division by 2 Method

The process of determining the Binary equivalent of a Decimal number 392 is illustrated in a tabular form. Table 2.2. Reading the numbers in the Remainder column from bottom to top 110001000 gives the binary equivalent of the decimal number 392

Converting Decimal fractions to Binary

Two methods are used to Convert Decimal fractions to Binary. The Sum-of-Weights method, which has been described and used to convert Decimal Integers into Binary Equivalents is applied to convert Decimal fractions into Binary fractions. This method requires mental arithmetic and is suitable for small numbers. The conversion of Decimal fraction 0.625 into Binary equivalent is illustrated in a tabular form. Table 2.3

| Sum Term | Highest Weight | Binary Number | Sum Term = Sum Term – Highest Weight |
|----------|----------------|---------------|--------------------------------------|
| 0.625 | 0.500 | 0.100 | 0.125 |
| 0.125 | 0.125 | 0.101 | 0 |

Table 2.3 Converting Decimal to Binary using Sum-of-Weights Method

Repeated Multiplication-by-2 Method

An alternate to the Sum-of-Weights method used to convert Decimal fractions to equivalent Binary fractions is the repeated multiplication by 2 method. In this method the

number to be converted is repeatedly multiplied by the Base Number to which the number is being converted to, in this case 2. A new number having an Integer part and a Fraction part is generated after each multiplication. The Integer part is noted down and the fraction part is again multiplied with the Base number 2. The process is repeated until the fraction term becomes equal to zero.

Repeated Multiplication-by-2 method allows decimal fractions of any magnitude to be easily converted into binary. The conversion of Decimal fraction 0.625 into Binary equivalent using the Repeated Multiplication-by-2 method is illustrated in a tabular form. Table 2.4. Reading the Integer column from top to bottom and placing a decimal point in the left most position gives 0.101 the binary equivalent of decimal fraction 0.625

| Number | Integer part after multiplication | Fraction part after multiplication |
|--------|-----------------------------------|------------------------------------|
| 0.625 | 1 | 0.25 |
| 0.25 | 0 | 0.5 |
| 0.5 | 1 | 0.0 |

Table 2.4 Converting Decimal to Binary using repeated Multiplication-by-2 Method

Binary Arithmetic

Digital systems use the Binary number system to represent numbers. Therefore these systems should be capable of performing standard arithmetic operations on binary numbers.

1. Binary Addition

Binary Addition is identical to Decimal Addition. By adding two binary bits a Sum bit and a Carry bit are generated. The only difference between the two additions is the range of numbers used. In Binary Addition, four possibilities exist when two single bits are added together. The four possible input combinations of two single bit binary numbers and their corresponding Sum and Carry Outputs are specified in table 2.5.

| First Number | Second Number | Sum | Carry |
|--------------|---------------|-----|-------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

Table 2.5 Addition of two Single Bit Binary Numbers

The first three additions give a result 0, 1 and 1 respectively which can be represented by a single binary digit (bit). The fourth addition results in the number 2, which can be represented in binary as 10₂. Thus two digits (bits) are required. This is similar to the addition of 9 + 3 in decimal. The answer is 12 which can not be represented by a single digit, thus two digits are required. The number 2 is the sum part and 1 is the carry part.

Any number of binary numbers having any number of digits can be added together. Thus the number 1011, 110, 1000 and 11 can be added together. Most significant digits (bits) of second and fourth numbers are assumed to be zero.

| | | | | | | |
|------------------------|---|---|----|---|---|--------------------|
| Carry | | 1 | 10 | 1 | | Decimal Equivalent |
| 1 st Number | | 1 | 0 | 1 | 1 | (11) |
| 2 nd Number | | | 1 | 1 | 0 | (06) |
| 3 rd Number | | 1 | 0 | 0 | 0 | (08) |
| 4 th Number | | | | 1 | 1 | (03) |
| Result | 1 | 1 | 1 | 0 | 0 | (28) |

Table 2.6 Adding multiple binary numbers of different sizes

2. Binary Subtraction

Binary Subtraction is identical to Decimal Subtraction. The only difference between the two is the range of numbers. Subtracting two single bit binary numbers results in a difference bit and a borrow bit. The four possible input combinations of two single bit binary numbers and their corresponding Difference and Borrow Outputs are specified in table 2.7. It is assumed that the second number is subtracted from the first number.

| First Number | Second Number | Difference | Borrow |
|--------------|---------------|------------|--------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |

Table 2.7 Subtraction of two Single Bit Binary Numbers

The second subtraction subtracts 1 from 0 for which a Borrow is required to make the first digit equal to 2. The Difference is 1. This is similar to decimal subtraction when 17 is subtracted from 21. The first digit 7 can not be subtracted from 1, therefore 10 is borrowed from the next significant digit. Borrowing a 10 allows subtraction of 7 from 11 resulting in a Difference of 4.

3. Binary Multiplication

Binary Multiplication is similar to the Decimal multiplication except for the range of numbers. Four possible combinations of two single bit binary numbers and their products are listed in table 2.8.

| First Number | Second Number | Product |
|--------------|---------------|---------|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Table 2.8 Multiplication of two Single Bit Binary Numbers

Multiplying two binary numbers such as 1101 x 101 is performed by a shift and add operation. The binary multiplication shifts and adds partial product terms.

$$\begin{array}{r}
 1101 \\
 \times 101 \\
 \hline
 1101 \text{ 1}^{\text{st}} \text{ product term} \\
 0000 \text{ 2}^{\text{nd}} \text{ product term} \\
 1101 \text{ 3}^{\text{rd}} \text{ product term} \\
 \hline
 100001
 \end{array}$$

4. Binary Multiplication by shifting left

Binary Multiplication can be performed by shifting the binary number towards left. A left shift by a single bit is equivalent to multiplication by 2. A left shift by two bits is equivalent to multiplication by 4. Generally, the multiplication factor is determined by 2^n where n is the number of bit shifts.

| | | |
|-------|------|--------------------------------------|
| 00011 | (3) | original binary number |
| 00110 | (6) | binary number shifted left by 1 bit |
| 01100 | (12) | binary number shifted left by 2 bits |
| 11000 | (24) | binary number shifted left by 3 bits |

5. Binary Division

Division in binary follows the same procedure as in the division of decimal numbers. An example illustrates the division of binary numbers. Figure 2.1.

$$\begin{array}{r}
 10 \\
 101 \overline{) 1101} \\
 \underline{101} \\
 011 \\
 \underline{000} \\
 11
 \end{array}$$

Figure 2.1 Binary Division

6. Binary Division by Shifting right

Binary Division can be performed by shifting the binary number towards right. A right shift by a single bit is equivalent to division by 2. A right shift by two bits is equivalent to division by 4. Generally, the division factor is determined by 2^n where n is the number of bit shifts.

| | | |
|-------|------|---------------------------------------|
| 10100 | (20) | original binary number |
| 01010 | (10) | binary number shifted right by 1 bit |
| 00101 | (5) | binary number shifted right by 2 bits |

Signed and Unsigned Binary Numbers

Digital systems not only handle positive numbers but both positive and negative numbers. In the decimal number system positive numbers are identified by the + sign and negative numbers are represented by the – sign.

In a digital system which uses the Binary number system, the positive and negative signs can not be represented as + and -. As mentioned in the Overview all forms of numbers, text, punctuation marks etc. are represented in the form of 1s and 0s. Thus the positive and negative signs are also presented in terms of binary 0 and 1.

To handle positive and negative binary numbers, the digital system sets aside the most significant digit (bit) to represent the sign

- MSB set to 1 indicates a negative number
- MSB set to 0 indicates a positive number

Thus +13 and -13 are represented as 01101 and 11101 respectively. The bits 1101 represent the number 13 and the MSBs 0 and 1 represent positive and negative signs respectively. Thus binary numbers having the MSB signifying the Sign bit are treated as Signed Binary Numbers. This representation is known as the Signed-Magnitude representation.

Digital systems also handle binary numbers which are assumed to be positive and therefore do not have the most significant sign bit. Such numbers are known as Unsigned numbers. Digital system thus have to handle two different types of binary numbers, signed and unsigned. Thus 11101_2 represents -13 in signed binary and 29 in unsigned binary. How should a Digital System treat a binary number? Should it consider it as a signed or unsigned number? A digital system on its own can not decide how to handle a binary number. The digital system has to be notified beforehand to deal with a certain binary representation as signed or unsigned.

1's & 2's complement

Informing the digital system how to treat a binary number is not very efficient. A better way is to represent negative signed numbers in their 2's complement form. Using 2's Complement form to represent signed numbers, allows direct manipulation of positive as well as negative numbers without having to worry about setting the most significant sign bit to indicate positive and negative numbers.

A 2's complement of a number is obtained by first taking the 1's complement of a number and then adding a 1 to change the 1's complement to 2's complement. 1's complement of a number is obtained by simply inverting all its bits. Obtaining the 2's complement of 13 is described in the example below.

```
01101    The number 13
10010    1's complement of 13 is obtained by inverting all the five bits.
+   1
10011    2's complement of 13 is obtained by adding a 1 to its 1's complement.
```

In a 2's complement number system all negative numbers are represented in their 2's complement form and all positive numbers are represented in their actual form. Negative numbers can be readily identified by their MSBs which are set to 1. Thus in a 2's complement representation +13 is represented as 01101 and -13 is represented as 10011.

By having numbers represented in their 2's complement form addition and subtraction operations can easily be performed without having to worry about the sign bits. Thus +13 added to -13 should result in a zero value. This can be verified by directly adding the +13 and -13 in their 2's complement forms.

```
  01101
  10011
+ 10000
-----
 100000
```

The most significant carry bit is discarded; retaining only the first 5 bits proves that adding +13 and -13 results in a zero value. Similarly it can be shown that adding the numbers +7 and -13 results in -6.

$$\begin{array}{r}
 10011 \quad (-13) \\
 00111 \quad (+7) \\
 \hline
 11010 \quad (-6)
 \end{array}$$

The binary 2's complement number 11010 has its most significant bit set to 1 indicating that the number is negative. The actual magnitude of the negative number is determined by taking the 2's complement of 11010.

$$\begin{array}{r}
 11010 \quad \text{Original number} \\
 00101 \quad \text{1's complement of Original number} \\
 \hline
 +1 \\
 \hline
 00110 \quad \text{2's complement of Original number is equal to 6.}
 \end{array}$$

Addition and Subtraction Operations with Signed Binary

An additional benefit of using 2's complement representation for signed numbers is that both add and subtract operations can be performed by addition. In the above example 13 was subtracted from 7 by adding 2's complement of -13 to 2's complement of +7. Four cases of adding and subtracting numbers using the 2's complement representation are shown below.

- Both numbers are positive

$$\begin{array}{r}
 0101 \quad +5 \\
 0010 \quad +2 \\
 \hline
 0111 \quad +7
 \end{array}$$

- Both numbers are negative

$$\begin{array}{r}
 1011 \quad -5 \\
 1110 \quad -2 \\
 \hline
 11001 \quad -7 \quad \text{the carry generated from the msb is discarded}
 \end{array}$$

- One number is positive and its magnitude is larger than the negative number

$$\begin{array}{r}
 0101 \quad +5 \\
 1110 \quad -2 \\
 \hline
 10011 \quad +3 \quad \text{the carry generated from the msb is discarded}
 \end{array}$$

- One number is positive and its magnitude is smaller than the negative number

$$\begin{array}{r}
 1011 \quad -5 \\
 0010 \quad +2 \\
 \hline
 1101 \quad -3
 \end{array}$$

The four examples show that add and subtract operations can be carried out by an adder circuit if numbers are represented in their 2's complement form. A separate circuit to perform subtractions is not required.

Range of Signed and Unsigned Binary numbers

Three different types of Binary representations have been discussed. The Unsigned Binary representation can only represent positive binary numbers. The Sign-Magnitude can

represent both positive and negative numbers. The 2's complement signed representation also allows positive and negative numbers to be handled.

Each of the three binary number representations can represent certain range of binary numbers determined by the total number of bits used.

The maximum range of values that can be represented in any number system depends upon the number of digits assigned to represent the value. A 5-digit car odometer can only count up to 99,999 and then it rolls back to 00000. Similarly an 8-digit calculator can only handle integer numbers of the magnitude 99,999,999. A calculator that reserves the most significant digit to write + or – can only handle a maximum range of integer numbers from -9,999,999 to +9,999,999.

A 3-bit unsigned binary number can have values ranging between 000 and 111. Adding 100 and 111 unsigned numbers results in 1011, this result is considered to be out of range as 4 bits are required. Similarly a 4-bit sign magnitude number can handle a number range between -7 and +7. -8 can not be represented as 5-bits are required 11000. A 4-bit 2's complement based signed number range is between -8 to +7.

The table 2.9 shows the range of values that can be represented by the three Binary representations using 4-bits.

| Decimal Number | Sign-Magnitude form | 2's complement form | Unsigned form |
|----------------|---------------------|---------------------|---------------|
| -8 | | 1000 | |
| -7 | 1111 | 1001 | |
| -6 | 1110 | 1010 | |
| -5 | 1101 | 1011 | |
| -4 | 1100 | 1100 | |
| -3 | 1011 | 1101 | |
| -2 | 1010 | 1110 | |
| -1 | 1001 | 1111 | |
| 0 | 0000 | 0000 | 000 |
| 1 | 0001 | 0001 | 001 |
| 2 | 0010 | 0010 | 010 |
| 3 | 0011 | 0011 | 011 |
| 4 | 0100 | 0100 | 100 |
| 5 | 0101 | 0101 | 101 |
| 6 | 0110 | 0110 | 110 |
| 7 | 0111 | 0111 | 111 |

Table 2.9 Range of values represented by 4-bit Binary representations

- Signed Magnitude representation can represent positive and negative numbers in the range $(2^{n-1}-1)$ and $-(2^{n-1}-1)$ where n represents the number of bits.
- 2's complement signed representation can represent positive and negative numbers in the range $(2^{n-1}-1)$ and $-(2^{n-1})$ where n represents the number of bits.
- The unsigned representation can represent positive numbers in the range 0 to 2^n-1 , where n represents the number of bits.

For short lectures, Search on Youtube:
 “Cs302 short lectures By Amir”

Lesson No. 03

NUMBER SYSTEMS

Range of Numbers and Overflow

When arithmetic operation such as Addition, Subtraction, Multiplication and Division are performed on numbers the results generated may exceed the range of values specified by the Binary representations. The values that exceed the specified range can not be correctly represented and are considered as Overflow values.

For example, a 3-bit Unsigned representation can correctly represent Unsigned Binary values in the range 0 to 2^3-1 (0 to 7). Adding 3-bit Unsigned 010 (2) to another 3-bit Unsigned 111 (7) results in 1001 (9) which exceeds the 3-bit unsigned range and is considered to be an Overflow. Similarly, 1011 (-5) and 1100 (-4) values represented in 4-bit 2’s complement form when added together result in 10111 (-9) which exceeds the 4-bit 2’s complement range of values ($2^{4-1}-1$) and $-(2^{4-1})$ (7 to -8) and is considered as an Overflow.

Determining Overflow Conditions for 2’s Complement Numbers

The Overflow condition can be easily determined when two numbers represented in 2’s Complement form are added together. Consider the four examples described below. All numbers are represented in 4-bit 2’s Complement form.

- Both numbers are positive

$$\begin{array}{r} 0101 \quad +5 \\ 0100 \quad +4 \\ \hline 1001 \quad -7 \end{array}$$

The result indicates a negative number as the most significant bit is a 1. The answer is incorrect as the result should be positive. The result indicates -7. The correct answer +9 can not be represented using 4-bit 2’s complemented form, thus an Overflow has occurred.

- Both numbers are negative

$$\begin{array}{r} 1011 \quad -5 \\ 1100 \quad -4 \\ \hline 10111 \quad +7 \end{array}$$

The carry generated is discarded. The result indicates a positive number as the most significant bit is a 0. The answer is incorrect as the result should be negative. The result indicates +7. The correct answer -9 can not be represented using 4-bit 2’s complement form, thus an Overflow has occurred.

- One number is positive and its magnitude is larger than the negative number

$$\begin{array}{r} 0101 \quad +5 \\ 1100 \quad -4 \\ \hline 10001 \quad +1 \end{array}$$

The carry generated is discarded. The result is correct.

- One number is positive and its magnitude is smaller than the negative number

| | |
|------|----|
| 1011 | -5 |
| 0100 | +4 |
| 1111 | -1 |

CS Study With Amir

The result is correct. As 1111 represents -1.

Analysis of the four addition operation indicates that Overflow conditions can be determined by looking at the most significant sign bits of the two numbers to be added together and the most significant sign bits of the sum result. In the first two examples where an Overflow has occurred the sign bits of both the numbers are the same indicating both numbers to be positive or negative respectively. The sign bit of the sum term in both cases is opposite to the signs of the two numbers being added together which can never be. Thus the erroneous sign bits indicate the Overflow conditions.


Floating-Point Numbers

Modern computers can handle large binary numbers such as 64-bit unsigned number, the maximum decimal number that can be represented using the 64-bit unsigned representation is $2^{64}-1$ which is nearly equal to 1.84×10^{19} .

How does a computer handle numbers larger than $2^{64}-1$ or 1.84×10^{19} decimal? Secondly, numbers used routinely are not only integer numbers but numbers such as 3.14 which have an integer part and a fraction part. Thirdly, how can very small numbers such as 1.84×10^{-19} can be represented in Digital Systems?

The floating-point number system, based on scientific notation is capable of representing very large and very small numbers without having to increase the number of bits. Numbers having an integer part and a fraction part are also easily represented using the Floating-Point representation.

Floating point numbers are defined using certain standards. The ANSI/IEEE Standard 754 defines a 32-bit Single-Precision Floating Point format for binary numbers. The 32-bit Single-Precision F.P. format is shown in Figure 3.1.



- The single Sign (S) bit represents the sign of the number (0=positive 1=negative)
- The Exponent (E) 8 bits represent the exponent
- The Mantissa 23 bits represent the magnitude of the number

Figure 3.1 Single-Precision 32-bit Floating Point Number Format

Decimal Number Floating-Point Format

To help understand how numbers are represented in the 32-bit Single Precision Floating Point format. Consider a similar 15 digit Decimal Number format to represent very large and very small decimal numbers. The 15-digit floating point format to represent decimal numbers is shown in Figure 3.2.



- The Sign (S) 1 digit represents the sign of the number (+/-)
- The Exponent (E) 2 digits represent the exponent
- The Mantissa 12 digits represent the magnitude of the number

Figure 3.2 15-digit Decimal Floating Point Number Format

The number 6918.3125 can be written as 6.9183125×10^3 .

- 69183125 represents the magnitude of the number (mantissa)
- 3 represents the exponent
- The decimal point is moved to the extreme left of the number (normalized) so that the magnitude is represented by a fraction part.

The number 0.69183125×10^4 is represented in decimal f.p. notation as

| | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| + | 0 | 4 | 6 | 9 | 1 | 8 | 3 | 1 | 2 | 5 | 0 | 0 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|

- Using this 15 digit (including the sign digit) notation the largest number that can be represented is $0.999,999,999,999 \times 10^{99}$

Representing Negative Exponent Values

The 15-digit decimal floating-point format does not allow negative exponents to be represented. There are two options available

- Increase the Exponent field by one digit to allow for the sign to represent positive and negative exponents. The total number of digits increases to 16.
- Used a Biased Exponent scheme. Instead of writing the exponent value directly add the value 50 to the exponent and write the result in the exponent field. Using this biased scheme the maximum positive exponent value that can be represented is 49 ($49 + 50 = 99$). The smallest exponent that can be represented is -50 ($-50 + 50 = 0$).

After allowing positive and negative exponent values to be represented, the range of positive and negative decimal numbers that can be represented using the decimal f.p. notation is $0.999,999,999,999 \times 10^{49}$ to $0.999,999,999,999 \times 10^{-50}$

Representing Zero and Infinity Values

How should the number Zero and the value Infinity be represented using the 15-digit decimal floating point format?

- The number zero can be represented by setting all the Mantissa digits to 0. The Biased exponent field can be set to any number and the sign field can be set to + or -
- The number infinity can not be represented.

The solution to represent infinity is to set aside a biased exponent value to represent infinity. There are two options available

- Allow numbers having the maximum and minimum exponent values to be 48 and -49 instead of 49 and -50. Thus the Biased exponent values would range between 98 ($50 + 48 = 98$) and 01 ($-49 + 50 = 1$). The biased exponent value 00 can be used to represent the number zero whatever the value of the mantissa. The biased exponent value 99 can be used to represent the number infinity what ever the value of mantissa.
- Allow numbers having the maximum and minimum exponent values to be 49 and -48 instead of 49 and -50 and selecting 49 as the biased number. Thus the Biased exponent values would range between 98 ($49 + 49 = 98$) and 01 ($-48 + 49 = 1$). The biased exponent value 00 can be used to represent the number zero whatever the value of the mantissa.

The biased exponent value 99 can be used to represent the number infinity what ever the value of mantissa. This approach is perhaps better as the range of maximum positive exponent remains 49 and the range of values having a negative exponent have been reduced to -48.

Representing a Decimal fraction number in 32-bit Single-Precision Floating Point format

The 32-bit Single Precision Floating Point format represents the Exponent value as a Biased Number, reserving the exponent values 0 and 255 to represent the value zero and infinity respectively. The range of exponent value is from +127 to -126.

The step wise representation of a decimal number 6918.3125 in 32-bit Floating Point format

- Convert Decimal number into equivalent Binary representation: Binary equivalent of Decimal number 6918.3125 is 1101100000110.0101
- Normalizing the binary number: $1.1011000001100101 \times 2^{12}$
- Representing the exponent in Biased 127: exponent is $12 + 127 = 139 = 10001011$

| | | |
|---|----------|-------------------------|
| 0 | 10001011 | 10110000011001010000000 |
|---|----------|-------------------------|

- The Mantissa is 10110000011001010000000 instead of 110110000011001010000000 as all binary numbers that are normalized always have a leading 1. In the f.p. format the leading 1 is not written, however it is taken into account in all calculations. The leading 1 which is not written is known as a hidden 1.

Arithmetic Operations on Floating Point Numbers

Arithmetic operations can be directly performed on floating point numbers by manipulating the mantissa and exponent parts of the floating point numbers.

Two floating point numbers can be added by adding together their mantissas ensuring that the exponent parts of both the numbers are the same. If the exponents of the two floating point numbers that are to be added together are not the same than decimal point has to be adjusted for one of the floating point number to make both the exponents equal. Similarly, two floating point numbers having the same exponents can be subtracted by subtracting their corresponding mantissas. If the exponents of the two numbers to be subtracted are not equal, then decimal point is adjusted to make the two exponents equal.

Multiplication is performed by multiplying the mantissas together and adding their corresponding exponents. Division is performed by dividing the mantissa parts and subtracting the corresponding exponents. The examples illustrate arithmetic operations on floating point numbers.

| | | |
|-------|--|---------------|
| 723 | represented in f.p. as exponent 2 | mantissa 7.23 |
| + 134 | represented in f.p. as exponent 2 | mantissa 1.34 |
| 857 | Adding together the mantissa part results in | |
| | exponent 2 | mantissa 8.57 |

| | | |
|--------|---|----------------|
| 723 | represented in f.p. as exponent 2 | mantissa 7.23 |
| + 2015 | represented in f.p. as exponent 3 | mantissa 2.015 |
| 2738 | Adjusting the decimal point of the first number | |
| | exponent 3 | mantissa 0.723 |
| | Adding together the mantissa part results in | |
| | exponent 3 | mantissa 2.738 |

| | |
|---|---|
| $\begin{array}{r} 723 \\ - 134 \\ \hline 589 \end{array}$ | represented in f.p. as exponent 2 mantissa 7.23 represented in f.p. as exponent 2 mantissa 1.34 Subtracting together the mantissa part results in exponent 2 mantissa 5.89 |
| $\begin{array}{r} 2015 \\ - 723 \\ \hline 1292 \end{array}$ | represented in f.p. as exponent 3 mantissa 2.015 represented in f.p. as exponent 2 mantissa 7.23 Adjusting the decimal point of the second number exponent 3 mantissa 0.723 Subtracting the mantissa part results in exponent 3 mantissa 1.292 |
| $\begin{array}{r} 723 \\ \times 34 \\ \hline 24582 \end{array}$ | represented in f.p. as exponent 2 mantissa 7.23 represented in f.p. as exponent 1 mantissa 3.4 Multiplying the mantissa parts and adding the exponents results in exponent 4 mantissa 24.582 |
| $\begin{array}{r} 697 \\ \div 41 \\ \hline 17 \end{array}$ | represented in f.p. as exponent 2 mantissa 6.97 represented in f.p. as exponent 1 mantissa 4.1 Dividing the mantissa part and subtracting the exponents results in exponent 1 mantissa 1.7 |

64-bit Double-Precision Floating Point format

The 32-bit Single precision floating point representation can represent largest positive or negative number of the order of 2^{127} and the smallest positive or negative number of the order of 2^{-126} . To represent numbers larger than 2^{127} and numbers smaller than 2^{-126} , 64-bit Double Precision floating point format is used.

The 64-bit Double-Precision format sets aside 11 bits to represent the exponent as Biased-1023 and a mantissa of 52 bits. A single bit, the most significant bit, is set aside for the sign.

Hexadecimal Numbers

Representing even small number such as 6918 requires a long binary string (1101100000110) of 0s and 1s. Larger decimal numbers would require lengthier binary strings. Writing such long string is tedious and prone to errors.

The Hexadecimal number system is a base 16 number system and therefore has 16 digits and is used primarily to represent binary strings in a compact manner. Hexadecimal number system is not used by a Digital System. The Hexadecimal number system is for our convenience to long binary strings in a short and concise form. Each Hexadecimal Number digit can represent a 4-bit Binary Number. The Binary Numbers and the Hexadecimal equivalents are listed in Table 3.1

| Decimal | Binary | Hexadecimal | Decimal | Binary | Hexadecimal |
|---------|--------|-------------|---------|--------|-------------|
| 0 | 0000 | 0 | 8 | 1000 | 8 |
| 1 | 0001 | 1 | 9 | 1001 | 9 |
| 2 | 0010 | 2 | 10 | 1010 | A |
| 3 | 0011 | 3 | 11 | 1011 | B |
| 4 | 0100 | 4 | 12 | 1100 | C |
| 5 | 0101 | 5 | 13 | 1101 | D |
| 6 | 0110 | 6 | 14 | 1110 | E |
| 7 | 0111 | 7 | 15 | 1111 | F |

Table 3.1 Hexadecimal Equivalents of Decimal and Binary Numbers

Counting in Hexadecimal

Counting in Hexadecimal is similar to the other number systems already discussed. The maximum value represented by a single Hexadecimal digit is F which is equivalent to decimal 15. The next higher value decimal 16 is represented by a combination of two Hexadecimal digits 10₁₆ or 10 H. The subscript 16 indicates that the number is Hexadecimal 10 and not decimal 10. Hexadecimal Numbers are also identified by appending the character H after the number. The Hexadecimal Numbers for Decimal numbers 16 to 39 are listed in Table 3.2.

| Decimal | Hexadecimal | Decimal | Hexadecimal | Decimal | Hexadecimal |
|---------|-------------|---------|-------------|---------|-------------|
| 16 | 10 | 24 | 18 | 32 | 20 |
| 17 | 11 | 25 | 19 | 33 | 21 |
| 18 | 12 | 26 | 1A | 34 | 22 |
| 19 | 13 | 27 | 1B | 35 | 23 |
| 20 | 14 | 28 | 1C | 36 | 24 |
| 21 | 15 | 29 | 1D | 37 | 25 |
| 22 | 16 | 30 | 1E | 38 | 26 |
| 23 | 17 | 31 | 1F | 39 | 27 |

Table 3.2 Counting using Hexadecimal Numbers

Binary to Hexadecimal Conversion

Converting Binary to Hexadecimal is a very simple operation. The Binary string is divided into small groups of 4-bits starting from the least significant bit. Each 4-bit binary group is replaced by its Hexadecimal equivalent.

11010110101110010110 Binary Number
 1101 0110 1011 1001 0110 Dividing into groups of 4-bits
 D 6 B 9 6 Replacing each group by its Hexadecimal equivalent

Thus 11010110101110010110 is represented in Hexadecimal by D6B96

Binary strings which can not be exactly divided into a whole number of 4-bit groups are assumed to have 0's appended in the most significant bits to complete a group.

1101100000110 Binary Number
 1 1011 0000 0110 Dividing into groups of 4-bits
 0001 1011 0000 0110 Appending three 0s to complete the group
 1 B 0 6 Replacing each group by its Hexadecimal equivalent

Hexadecimal to Binary Conversion

Converting from Hexadecimal back to binary is also very simple. Each digit of the Hexadecimal number is replaced by an equivalent binary string of 4-bits.

FD13 Hexadecimal Number
 1111 1101 0001 0011 Replacing each Hexadecimal digit by its 4-bit binary equivalent

Decimal to Hexadecimal Conversion

There are two methods to convert from Decimal to Hexadecimal. The first method is the Indirect Method and the second method is the Repeated Division Method.

1. Indirect Method

A decimal number can be converted into its Hexadecimal equivalent indirectly by first converting the decimal number into its binary equivalent and then converting the binary to Hexadecimal.

2. Repeated Division-by-16 Method

The Repeated Division Method has been discussed earlier and used to convert Decimal Numbers to Binary by repeatedly dividing the Decimal Number by 2. A decimal number can be directly converted into Hexadecimal by using repeated division. The decimal number is continuously divided by 16 (base value of the Hexadecimal number system).

The conversion of Decimal 2096 to Hexadecimal using the Repeated Division-by-16 Method is illustrated in Table 3.3. The hexadecimal equivalent of 2096_{10} is 830_{16} .

| Number | Quotient after division | Remainder after division |
|--------|-------------------------|--------------------------|
| 2096 | 131 | 0 |
| 131 | 8 | 3 |
| 8 | 0 | 8 |

Table 3.3 Hexadecimal Equivalent of Decimal Numbers using Repeated Division

Hexadecimal to Decimal Conversion

Converting Hexadecimal Numbers to Decimal is done using two Methods. The first Method is the Indirect Method and the second method is the Sum-of-Weights method.

1. Indirect Method

The indirect method of converting Hexadecimal number to decimal number is to first convert Hexadecimal number to Binary and then Binary to Decimal.

2. Sum-of-Weights Method

A Hexadecimal number can be directly converted into Decimal by using the sum of weights method. The conversion steps using the Sum-of-Weights method are shown.

| | |
|---|---|
| CA02 | Hexadecimal number |
| $C \times 16^3 + A \times 16^2 + 0 \times 16^1 + 2 \times 16^0$ | Writing the number in an expression |
| $(C \times 4096) + (A \times 256) + (0 \times 16) + (2 \times 1)$ | Replacing Hexadecimal values with Decimal equivalents |
| $(12 \times 4096) + (10 \times 256) + (0 \times 16) + (2 \times 1)$ | Summing the Weights |
| $49152 + 2560 + 0 + 2$ | Decimal equivalent |
| 51714 | |

Hexadecimal Addition and Subtraction

Numbers represented in Hexadecimal can be added and subtracted directly without having to convert them into decimal or binary equivalents. The rules of Addition and Subtraction that are used to add and subtract numbers in Decimal or Binary number systems apply to Hexadecimal Addition and Subtraction. Hexadecimal Addition and Subtractions allows large Binary numbers to be quickly added and subtracted.

1. Hexadecimal Addition

| | | | | |
|----------|---|---|---|---|
| Carry | | | | 1 |
| Number 1 | 2 | A | C | 6 |
| Number 2 | 9 | 2 | B | 5 |
| Sum | B | D | 7 | B |

2. Hexadecimal Subtraction

| | | | | |
|------------|---|---|---|---|
| Borrow | | 1 | 1 | 1 |
| Number 1 | 9 | 2 | B | 5 |
| Number 2 | 2 | A | C | 6 |
| Difference | 6 | 7 | E | F |

CS Study With Amir

NUMBER SYSTEMS & CODES

Octal Numbers

Octal Number system also provides a convenient way to represent long string of binary numbers. The Octal number is a base 8 number system with digits ranging from 0 to 7. Octal number system was prevalent in earlier digital systems and is not used in modern digital systems especially when the Hexadecimal number is available. Each Octal Number digit can represent a 3-bit Binary Number. The Binary Numbers and the Octal equivalents are listed in Table 4.1

| Decimal | Binary | Octal |
|---------|--------|-------|
| 0 | 000 | 0 |
| 1 | 001 | 1 |
| 2 | 010 | 2 |
| 3 | 011 | 3 |
| 4 | 100 | 4 |
| 5 | 101 | 5 |
| 6 | 110 | 6 |
| 7 | 111 | 7 |

Table 4.1 Octal Equivalents of Decimal and Binary Numbers

Counting in Octal Number System

Counting in Octal is similar to counting in any other Number system. The maximum value represented by a single Octal digit is 7. For representing larger values a combination of two or more Octal digits has to be used. Thus decimal 8 is represented by a combination of 10_8 . The subscript 8 indicates the number is Octal 10 and not decimal ten. The Octal Numbers for Decimal numbers 8 to 30 are listed in Table 4.2

| Decimal | Octal | Decimal | Octal | Decimal | Octal |
|---------|-------|---------|-------|---------|-------|
| 8 | 10 | 16 | 20 | 24 | 30 |
| 9 | 11 | 17 | 21 | 25 | 31 |
| 10 | 12 | 18 | 22 | 26 | 32 |
| 11 | 13 | 19 | 23 | 27 | 33 |
| 12 | 14 | 20 | 24 | 28 | 34 |
| 13 | 15 | 21 | 25 | 29 | 35 |
| 14 | 16 | 22 | 26 | 30 | 36 |
| 15 | 17 | 23 | 27 | 31 | 37 |

Table 4.2 Counting using Octal Numbers

Binary to Octal Conversion

Converting Binary to Octal is a very simple. The Binary string is divided into small groups of 3-bits starting from the least significant bit. Each 3-bit binary group is replaced by its Octal equivalent.

| | |
|-----------------------------|--|
| 111010110101110010110 | Binary Number |
| 111 010 110 101 110 010 110 | Dividing into groups of 3-bits |
| 7 2 6 5 6 2 6 | Replacing each group by its Octal equivalent |

Thus 111010110101110010110 is represented in Octal by 7265626

Binary strings which can not be exactly divided into a whole number of 3-bit groups are assumed to have 0's appended in the most significant bits to complete a group.

| | |
|----------------------------|--|
| 1101100000110 | Binary Number |
| 1 101 100 000 110 | Dividing into groups of 3-bits |
| <u>001</u> 101 100 000 110 | Appending three 0s to complete the group |
| 1 5 4 0 6 | Replacing each group by its Octal equivalent |

Octal to Binary Conversion

Converting from Octal back to binary is also very simple. Each digit of the Octal number is replaced by an equivalent binary string of 3-bits

| | |
|-----------------|---|
| 1726 | Octal Number |
| 001 111 010 110 | Replacing each Octal digit by its 3-bit binary equivalent |

Decimal to Octal Conversion

There are two methods to convert from Decimal to Octal. The first method is the Indirect Method and the second method is the Repeated Division Method.

1. Indirect Method

A decimal number can be converted into its Octal equivalent indirectly by first converting the decimal number into its binary equivalent and then converting the binary to Octal.

2. Repeated Division-by-8 Method

The Repeated Division Method has been discussed earlier and used to convert Decimal Numbers to Binary and Hexadecimal by repeatedly dividing the Decimal Number by 2 and 16 respectively. A decimal number can be directly converted into Octal by using repeated division. The decimal number is continuously divided by 8 (base value of the Octal number system).

The conversion of Decimal 2075 to Octal using the Repeated Division-by-8 Method is illustrated in Table 4.3. The Octal equivalent of 2075_{10} is 4033_8 .

| Number | Quotient after division | Remainder after division |
|--------|-------------------------|--------------------------|
| 2075 | 259 | 3 |
| 259 | 32 | 3 |
| 8 | 4 | 0 |
| 4 | 0 | 4 |

Table 4.3 Octal Equivalent of Decimal Numbers using Repeated Division

Octal to Decimal Conversion

Converting Octal Numbers to Decimal is done using two Methods. The first Method is the Indirect Method and the second method is the Sum-of-Weights method.

1. Indirect Method

The indirect method of converting Octal number to decimal number is to first convert Octal number to Binary and then Binary to Decimal.

2. Sum-of-Weights Method

An Octal number can be directly converted into Decimal by using the sum of weights method. The conversion steps using the Sum-of-Weights method are shown.

| | |
|--|-------------------------------------|
| 4033 | Octal number |
| $4 \times 8^3 + 0 \times 8^2 + 3 \times 8^1 + 3 \times 8^0$ | Writing the number in an expression |
| $(4 \times 512) + (0 \times 64) + (3 \times 8) + (3 \times 1)$ | |
| $2048 + 0 + 24 + 3$ | Summing the Weights |
| 2075 | Decimal equivalent |

Octal Addition and Subtraction

Numbers represented in Octal can be added and subtracted directly without having to convert them into decimal or binary equivalents. The rules of Addition and Subtraction that are used to add and subtract numbers in Decimal or Binary number systems apply to Octal Addition and Subtraction. Octal Addition and Subtractions allows large Binary numbers to be quickly added and subtracted.

1. Octal Addition

| | | | | | |
|----------|---|---|---|---|---|
| Carry | | 1 | | | |
| Number 1 | | 7 | 6 | 0 | 2 |
| Number 2 | | 5 | 7 | 7 | 1 |
| Sum | 1 | 5 | 5 | 7 | 3 |

3. Octal Subtraction

| | | | | | |
|------------|---|---|---|---|---|
| Borrow | | 1 | 1 | | |
| Number 1 | | 7 | 6 | 0 | 2 |
| Number 2 | | 5 | 7 | 7 | 1 |
| Difference | 1 | 6 | 1 | 1 | |

Working with different Binary representations

There are different ways of representing numbers in binary. Four ways of representing binary numbers have been already discussed.

- Unsigned binary
- Signed-Magnitude form
- 2's Complement form
- Floating point notation

The different representations help in processing of numbers. For example 2's complement based signed numbers help in handling positive and negative numbers. Floating point notations help in handling numbers having an integer and a fraction part. Digital systems generally allow processing of multiple data values that are of the same type. For example, one number represented using unsigned binary can not be used to perform arithmetic operations with another number represented using signed notation. Therefore before a digital system like a computer is able to process data it has to be explicitly informed the types of data and the manner in which they have been represented within the machine.

When computer Programs are written, usually as a first step of the program different variables and their data types are declared and defined. During program execution when ever a particular variable is accessed by the Computer it knows exactly the data type and the type of operations that can be performed on it.

Alternate forms of Binary representations

There are many different ways to represent binary numbers, other than the 4 representation that we have discussed. Many of these alternate representations are used to support specific applications and requirements. Biased Code or Excess Code is used by floating point numbers to represent positive and negative exponent values.

In many applications in which Digital Systems are used, the Digital systems interact with the real world. For example, a digital controller controls a motor which positions a solar panel to point towards the sun to extract maximum solar energy. The controller needs to accurately know the angle at which the panel is pointing; this can be determined by the position of the shaft of the motor with respect to some reference point. The shaft position has to be encoded in some suitable format to be of use to the controller. A shaft encoder based on the Gray Code is used to read the angular position of the motor shaft.

The angular position of the motor shaft can be displayed on a 7-segment display panel in terms of Decimal Numbers. BCD Code is used to display decimal digits on 7-Segment Display Panels.

The Excess Code

Consider the decimal number range +7 to -8. These positive and negative decimal numbers can be represented by the 2's complement representation. The magnitude of positive and negative numbers can not be easily compared as the positive and negative numbers represented in 2's complement form are not represented on a uniformly increasing scale.

The decimal number range +7 to -8 is represented using an Excess-8 code that assigns 0000 to -8 the lowest number in the range and 1111 to +7 the highest number in the range. Excess-8 code is obtained by adding a number to the lowest number -8 in the range such that the result is zero. The number is 8. The number 8 is added to all the remaining decimal numbers from -7 up to the highest number +7. The Excess-8 represented is presented in Table 4.4.

| Decimal | 2's Complement | Excess-8 | Decimal | 2's Complement | Excess-8 |
|---------|----------------|----------|---------|----------------|----------|
| 0 | 0000 | 1000 | -8 | 1000 | 0000 |
| 1 | 0001 | 1001 | -7 | 1001 | 0001 |
| 2 | 0010 | 1010 | -6 | 1010 | 0010 |
| 3 | 0011 | 1011 | -5 | 1011 | 0011 |
| 4 | 0100 | 1100 | -4 | 1100 | 0100 |
| 5 | 0101 | 1101 | -3 | 1101 | 0101 |
| 6 | 0110 | 1110 | -2 | 1110 | 0110 |
| 7 | 0111 | 1111 | -1 | 1111 | 0111 |

Figure 4.4 Excess-8 Code Representation of decimal numbers in the range 7 to -8

The BCD Code

Binary Coded Decimal (BCD) code is used to represent decimal digits in binary. BCD code is a 4-bit binary code; the first 10 combinations represent the decimal digits 0 to 9. The

remaining six 4-bit combinations 1010, 1011, 1100, 1101, 1110 and 1111 are considered to be invalid and do not exist.

The BCD code representing the decimal digits 0 to 9 is shown in Table 4.4

| Decimal | BCD | Decimal | BCD |
|---------|------|---------|------|
| 0 | 0000 | 5 | 0101 |
| 1 | 0001 | 6 | 0110 |
| 2 | 0010 | 7 | 0111 |
| 3 | 0011 | 8 | 1000 |
| 4 | 0100 | 9 | 1001 |

Table 4.4 BCD representation of Decimal digits 0 to 9

To write 17, two BCD code for 1 and 7 are used 0001 and 0111. The two digits are considered to be separate. The conventional method of representing decimal 17 using unsigned binary is 10001. A telephone keypad having the digits 0 to 9 generates BCD codes for the keys pressed.

Most digital systems display a count value or the time in decimal on 7-segment LED display panels. Since the numbers displayed are in decimal, therefore the BCD Code is used to display the decimal numbers. Consider a 2-digit 7-segment display that can display a count value from 0 to 99. To display the two decimal digits two separate BCD codes are applied at the two 7-segment display circuit inputs.

BCD Addition

Multi-digit BCD numbers can be added together.

| | |
|----|-----------|
| 23 | 0010 0011 |
| 45 | 0100 0101 |
| 68 | 0110 1000 |

The two 2-digit BCD numbers are added and generate a result in BCD. In the example the least significant digits 3 and 5 add up to 8 which is a valid BCD representation. Similarly the most significant digits 2 and 4 add up to 6 which also is a valid BCD representation.

Consider the next example where the least significant numbers add up to a number greater than 9 for which there is no valid BCD code

| | |
|----|-----------|
| 23 | 0010 0011 |
| 48 | 0100 1000 |
| 71 | 0110 1011 |

For BCD numbers that add up to an invalid BCD number or generate a carry the number 6 (0110) is added to the invalid number. If a carry results, it is added to the next most significant digit. Thus

| | |
|--------|--|
| 0011 | |
| 1000 | |
| 1011 | 11 is generated which is an invalid BCD number |
| 0110 | 6 is added |
| 1 0001 | |

A carry is generated which is added to the result of the next most significant digits

| |
|------|
| 1 |
| 0110 |
| 0111 |

The answer is 0111 0001

The Gray Code

The Gray code does not have any weights assigned to its bit positions. The Gray Code is not a positional code. The Gray code is different from the unsigned binary code as successive values of Gray code differ by only one bit. Table 4.5 shows the Gray Code representation of Decimal numbers 0 to 9.

| Decimal | Gray | Binary |
|---------|----------------------|--------|
| 0 | 0000 | 0000 |
| 1 | 000 1 | 0001 |
| 2 | 001 1 | 0010 |
| 3 | 00 10 | 0011 |
| 4 | 01 10 | 0100 |
| 5 | 01 11 | 0101 |
| 6 | 010 1 | 0110 |
| 7 | 010 0 | 0111 |
| 8 | 1 100 | 1000 |
| 9 | 1 10 1 | 1001 |

Table 4.5 Gray Code representation of Decimal values

The bits in **bold** change in successive values of Gray code representation

Gray Code Application




Figure 4.1 Binary and Gray Code based Shaft Encoders

The diagram shows a disk connected to the shaft of a rotating machine. The shaded areas on the disk indicate conducting area at a voltage of +5 volts. The non-shaded areas indicate a non-conducting area. Three stationary brushes A, B and C touch the surface of the rotating disk. The three brushes are connected to three LED lamps through wires. As the disk rotates the brushes come in contact with the conducting area and the insulated area. The three LEDs display the position of the rotating shaft in terms of 3-bit numbers. Thus if the disk on the right rotates in the anti-clockwise direction by 45° the Brush A comes in contact with the conducting strip at 5 volts, which turns on the LED indicating Binary 001.

If the disk continues its rotation, after a rotation of another 45° , brush B comes in contact with the conducting strip and brush A comes in contact with the non-conducting strip. Thus LED connected to brush B lights up indicating binary 010. Thus at any instant of time, the LEDs indicate the angular position of the rotating shaft.

Assume that the three brushes A, B and C are not aligned properly and Brush B is slightly ahead of brushes A and C. Now if the disk rotates 90° from its start position. Brush A would be in contact with the conducting strip, Brush B due to its misalignment would also be in contact with the conducting strip and brush C would be in contact with the insulated strip. Thus when the disk rotates the LEDs will show a 001, followed by a 011 for a short duration when the disk rotates from 90° to 91° and then to 010. Thus due to misalignment the count value jumped from 1 to 3 and then back to 2.

Consider the disk shown on the right. The conducting and non-conducting strips follow a Gray Code pattern 000, 001, 011, 010, 110, 111, 101 and 100 representing decimal 0, 1, 2, 3, 4, 5, 6 and 7. Now even if the brushes are misaligned, the LEDs would always display the correct count value. Thus a Gray Code based shaft encoder allows angular position of the shaft to be determined even when the brushes are misaligned.

Alphanumeric Codes

All the representation studied so far allow decimal numbers to be represented in binary. Digital systems also process text information as in editing of documents. Thus each letter of the alphabet, upper case and lower case, along with the punctuation marks should

have a representation. Numbers are also written in textual form such as 2nd June 2003. The ASCII Code is a universally accepted code that allows 128 characters and symbols to be represented.

ASCII Code

The ASCII Code (American Standard Code for Information Interchange) is a 7-bit code representing 128 unique codes which represent the alphabet characters A to Z in lower case and upper case, the decimal numbers 0 to 9, punctuation marks and control characters.

- ASCII codes 011 0000 (30h) to 011 1001 (39h) represents numbers 0 to 9
- ASCII codes 110 0001 (61h) to 111 1010 (7Ah) represent lower case alphabets a to z
- ASCII codes 100 0001 (41h) to 101 1010 (5Ah) represent upper case alphabets A to Z
- ASCII codes 000 0000 (0h) to 001 1111 (1Fh) represent the 32 Control characters.

Extended ASCII Code

The 7-bit ASCII code only has 128 unique codes which are not enough to represent some graphical characters displayed on Computer screens. An 8-bit code Extended ASCII code gives 256 unique codes. The extended 128 unique codes represent graphic symbols which have become an unofficial standard as vendors use their own interpretation of these graphic codes.

Parity Method

Binary information which can be text or numbers is processed, stored and transmitted. Although digital systems are extremely reliable but still there is a possibility that one bit gets corrupted. That is, a 1 changes to 0 or 0 changes to 1. Many systems use a parity bit to detect errors. A single parity based error detection scheme is not very practically efficient and more elaborate and robust schemes have been designed and implemented to detect and correct multiple bit errors. However, the use of a parity bit does help in understanding the basic concept of error detection.

Consider that the 8-bit Extended ASCII Code is used to transmit text messages from one location to another remote location. An extra bit is appended with the 8 data bits making a total of nine bits. The 8-bits comprise the information that is to be stored or transmitted and the extra parity bit is appended to check for any errors that might occur during the storage or transmission of the information. Two schemes are used, Even Parity or Odd Parity essentially the two schemes are identical except for a very minor difference.

Even Parity Method

The information 10001101 is to be transmitted to a remote location. A parity bit error detection method is adopted to indicate if the information has been corrupted when it reaches the other end. In the Even Parity method the number of 1s is counted in the information and depending upon the number of 1s in the message the appended parity bit is either set to 0 or 1 to make the total number of 1s to be even (Even Parity)

The 8-bit data 10001101 has even number of 1s, therefore the parity bit which is appended is set to 0. The 9-bit message is 10001101**0**. The parity bit is indicated in Bold. Suppose the message received at the other end of the wire shows the bits to be 10101101**0**, the underlined bit has changed from 0 to 1. Before transmitting the message, the users at both ends of the wire have agreed that they would be sending and receiving messages using even

parity. Thus the receiver on receiving the 9-bit message does a quick parity check. The total number of bits including the parity bit should add up to an even number. However, in this case the numbers of 1 in the message add up to 5 which indicates that a bit has been corrupted. There is no way that the receiver can know the location of the corrupted bit in the message. The only solution is to request the sender to retransmit the message. If two bits get corrupted during the transmission, 101001010 then the total number of 1s remains the same and the receiver would not be able to detect an error. If 3-bits get corrupted, 101000010 the user would still be able to detect that an error has occurred, however there is no way to determine if a single bit or 3-bit, or 5-bit or 7-bit error has occurred.

Odd parity is identical except that both the sender and receiver agree to send information using the Odd parity and the parity bit is set or cleared so that the total number of 1s in the message including the Parity bit sums up to an Odd Number.

CS Study With Amir

LOGIC GATES

The Digital Systems should be able to process or perform operations on the numbers that are represented in the Binary Number System. The simplest operations that come to mind are the arithmetic operations like add and subtract. There are many more operations and functions that Digital Systems are able to perform.

Digital Logic Gates provide the basic building blocks; these Logic Gates perform different operations on the Binary information. These Logic Gates are used in different combinations to implement large complex systems. Digital Logic Gates are represented and identified by unique symbols. These symbols are used in circuit diagrams to describe the function of a digital circuit.

Digital Logic Gates function is represented by a function table or a truth table that describes all the Logic gate outputs for every possible combination of inputs. As the logic Gates operate on binary values therefore these function tables describes the relationship between the input and output in terms of binary values. The function of a Logic Gate is also described in terms of an expression.

Logic Gates are practically used in circuits where the inputs to the Logic Gates vary in time. Timing diagrams are used to describe the response of the Logic Gates in a certain period of time with respect to the changing input. Timing diagrams graphically show the actual performance (behavior) of the logic gate to the changing inputs for a predetermined period of time or sequence of input signals.

The three fundamental Gates are the AND, OR and NOT Gates.

AND Gate

The AND Gate performs a logical multiplication function. An AND Gate has multiple inputs and a single output. Most commonly used AND Gates are two input AND gates. An AND Gate is represented by the symbols shown in Figure 5.1



Figure 5.1 Symbolic representation of AND Gate

The multiplication function performed by the AND Gate is shown in the function table for a two input AND Gate. Figure 5.2. The function table for a 3, 4 or multiple input AND Gate is similar. The output is 1 when all the inputs are at logic level 1. For all other input combinations the output is zero.

| Logical AND Operation | | |
|-----------------------|---|--------|
| Inputs | | Output |
| A | B | F |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Figure 5.2 Function Table of an AND Gate

The expression describing the operation of a two inputs AND Gate is $F = A.B$. The '.' is an AND Operator and the expression represents an AND operation between inputs A and B. Expression for multiple input AND Gates is $F = A.B.C \dots N$, where N is the total number of inputs.

The timing diagram of the two input AND gate with the input varying over a period of 7 time intervals is shown in the diagram. Figure 5.3.




Figure 5.3 Timing diagram of operation of an AND gate

An important use of an AND gate in addition to the multiplication operation is its use to disable or enable a device. Figure 5.4. A Counter device counts from 0 to 100. The counter device increments its current count value to the next when it receives a pulse at its clock input. To allow the Counter device to count continuously from 0 to 100, continuous pulses are applied at the clock input of the Counter Device. The continuous pulses are shown as Clock pulses.

The counter can be stopped from counting by stopping the clock pulses from reaching the clock input of the Counter Device. A 2-input AND gate is connected to the Counter Clock input. The clock pulses are applied at the Input A of the AND Gate. Input B of the AND Gate is connected to an Enable/Disable signal. When the Counter Device is stopped from counting the enable/disable signal at Input B is set to 0.

The Function Table, figure 5.2, indicates that when ever an input of the AND gate is set to 0 the output also becomes 0. Thus by applying the disable signal 0 at Input B, the output of the gate becomes zero and therefore clock signals are prevented from reaching the Counter device. To allow the Counter Device to count, the enable/disable signal at input B of the AND gate is set to 1. The Function Table of the AND gate indicates that when an Input of the AND gate is 1, the output follows the input signal applied at the input A of the AND Gate. Thus the clock signal at Output of the AND gate follows the clock signal at Input A of the AND Gate.




Figure 5.4 Enabling a Counter using an AND Gate

OR Gate

The OR Gate performs a Boolean add function. An OR Gate has multiple inputs and a single output. Most commonly used OR Gates are two input OR gates. An OR Gate is represented by symbols as shown in figure 5.5.



Figure 5.5 Symbolic representation of OR Gate

The addition function performed by the OR Gate is shown in the function table for a two input OR Gate. Figure 5.6. The function table for a 3, 4 or multiple input OR Gate is similar. The output is 1 when any one input is at logic level 1. The output is 0 when all inputs are zero.

The expression describing the operation of the two inputs OR Gate is $F = A + B$. The '+' is an OR Operator and the expression represents an OR operation between inputs A and B. Expression for multiple input OR Gates is $F = A + B + C + \dots + N$, where N is the total number of inputs.

| Logical OR Operation | | |
|----------------------|---|--------|
| Inputs | | Output |
| A | B | F |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Figure 5.6 Function Table of an OR Gate

The timing diagram of the two input OR gate with the input varying over a period of 7 time intervals is shown in the diagram 5.7.




Figure 5.7 Timing diagram of operation of an OR gate

The OR Gate is used in applications where the output signal is a 1 when any one input is a 1. An example of such an application is an alarm circuit for car door locks shown in diagram, figure 5.8. Four circuits are connected to each of the four doors of a car. The door circuit generates a 1 when the door is open and a 0 when it is closed. The four outputs of each of the four door circuits are connected to the four inputs of an OR Gate. The output of the OR gate is connected to an Alarm.




Figure 5.8 Car door Alarm System based on a 4-input OR Gate

When any one or more doors are open the inputs of the OR Gate have a 1. The output of the OR gate is a 1, according to the Function Table of an OR Gate, figure 5.6, which enables the Alarm.

NOT Gate

NOT Gate is also known as an Inverter. The name indicates that the NOT Gate should be performing an inversion function. The Not Gate has a single input and a single output. The NOT Gate is represented by the symbol shown in Figure 5.9.




Figure 5.9 NOT Gate

The input signal applied across the single input of the OR gate is inverted and is available at the output. The function of the NOT Gates is described by the Function Table or the Truth Table represented in Figure 5.10.

| Logical NOT Operation | |
|-----------------------|--------|
| Input | Output |
| A | F |
| 0 | 1 |
| 1 | 0 |

Figure 5.10 Function Table of a NOT Gate

The expression describing the behavior of a NOT gate in terms of the Input and Output shown in the Function Table, Figure 5.10 is $F = \bar{A}$ where \bar{A} indicates invert of A

The timing diagram of a NOT gate with the input varying over a period of 7 time intervals and its corresponding output is shown in the Figure 5.11.




Figure 5.11 Timing diagram of operation of a NOT gate

The NOT Gate is used in circuits to generate the 1's Complement of a number by inverting all its bits. Figure 5.12. It is also used to invert an incoming signal '1' as per requirements of another circuit which requires the signal to be '0'.




Figure 5.12 A 1's Complement Circuit using 8 NOT Gates

In addition to the three Fundamental Gates which perform AND, OR and NOT operations, two other important gates that are commonly used in Digital Logic are the NAND and NOR Gates. These two gates do not perform any new functions. The NAND Gate performs an AND-NOT function and the NOR gate performs the OR-NOT function.

AND & OR Gate alternate symbols

The AND gate and the OR gate can also be represented by alternate symbols. The two fundamental symbols, the AND Gate symbol and the OR gate symbol complement each other. Thus a gate can be represented by its complementary symbol. The inputs and outputs of the complementary symbol are inverted by placing or removing bubbles. Figure 5.13.



Figure 5.13 Alternate Symbolic representation of AND & OR gates

The AND gate is represented by its complementary OR gate symbol, the two inputs and the output are inverted by placing bubbles. The OR gate is represented by its complementary AND gate symbol, the two inputs and the output are inverted by placing bubbles.

NAND Gate

The NAND Gate performs a function that is equivalent to the function performed by the combination of an AND gate and a NOT gate. Figure 5.14

A NAND Gate has multiple inputs and a single output. Most commonly used NAND Gates are two input NAND gates. A NAND gate is represented by the symbols shown in figure 5.15, the NOT gate connected at the output of the AND gate is represented by a circle, in Digital Logic terminology a 'bubble'.




Figure 5.14 NAND Gate function




Figure 5.15 Symbolic representation of NAND Gate

The function performed by the NAND Gate is described by the Function Table for a two input NAND Gate. Figure 5.16. The function table for a 3, 4 or multiple input NAND Gate is

similar. The output is 0 when all inputs are 1s. For all other combinations of inputs the output logic level is 1.

| Logical NAND Operation | | |
|------------------------|---|--------|
| Inputs | | Output |
| A | B | F |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Figure 5.16 Function Table of a NAND Gate

The expression describing the operation of the two inputs NAND Gate is $F = \overline{A \cdot B}$. Expression for multiple input NAND Gates is $F = \overline{A \cdot B \cdot C \dots N}$, where N is the total number of inputs.

The timing diagram of the two input NAND gate with the input varying over a period of 7 time intervals is shown in the diagram. Figure 5.17.

NAND Gate as a Universal Gate

The NAND gate is also used as a Universal Gate as the NAND Gate can be used in a combination to perform the function of a AND, OR and NOT gates.

1. NOT Gate Implementation

A NOT gate can be implemented using a NAND gate by connecting both the inputs of the NAND gate together. By connecting the two inputs together, the input combinations where the inputs are dissimilar become redundant. The Function Table of the 2-input NAND Gate reduces to that of the NOT gate. Figure 5.18




Figure 5.17 Timing diagram of operation of a NAND gate

| Logical NAND Operation | | |
|------------------------|---|--------|
| Inputs | | Output |
| A | B | F |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |




Figure 5.18 Implementing a NOT Gate using a NAND gate

2. AND Gate Implementation

A NAND Gate performs the AND-NOT function. Removing the NOT gate at the output of the NAND gate results in an AND gate. The effect of the NOT gate at the output of the NAND gate can be cancelled by connecting a NOT gate at the output of the NAND Gate. The two NOT gates cancel each other out. A NOT Gate implemented using a NAND gate (2) is connected to the output of a NAND gate (1). Figure 5.19.




Figure 5.19 Implementing an AND Gate using two NAND gates

3. OR Gate Implementation

An OR Gate can be implemented using a combination of three NAND gates. The implementation is based on the alternate symbolic representation of the OR gate. The OR gate is represented as an AND gate with bubbles at the inputs and outputs. Figure 5.13. The two bubbles at the input can be replaced by two NOT gates (1) & (2) implemented using two NAND gates. If the two bubbles are removed from the two inputs, the AND gate with the bubble at the output represents a NAND gate (3). Figure 5.20




Figure 5.20 Implementing an OR Gate using three NAND gates

NOR Gate

The NOR Gate performs a function that is equivalent to the function performed by a combination of an OR gate and a NOT gate. Figure 5.21




Figure 5.21 NOR Gate function

A NOR Gate has multiple inputs and a single output. Most commonly used NOR Gates are two input NOR gates. A NOR gate is represented by the symbols shown in figure 5.22, the NOT gate connected at the output of the OR gate is represented by a circle.




Figure 5.22 Symbolic representation of NOR Gate

The function performed by the NOR Gate is described by the Function Table for a two input NOR Gate. Figure 5.23. The function table for a 3, 4 or multiple input NOR Gate is similar. The output is 1 when all inputs are 0s. For all other combinations of inputs the output logic level is 0.

| Logical NOR Operation | | |
|-----------------------|---|--------|
| Inputs | | Output |
| A | B | F |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

Figure 5.23 Function Table of a NOR Gate

The expression describing the operation of the two inputs NOR Gate is $F = \overline{A + B}$. Expression for multiple input NOR Gates is $F = \overline{A + B + C + \dots + N}$, where N is the total number of inputs.

The timing diagram of the two input NOR gate with the input varying over a period of 7 time intervals is shown in the diagram. Figure 5.24.




Figure 5.24 Timing diagram of operation of a NOR gate

CStudy With Amir

LOGIC GATES & OPERATIONAL CHARACTERISTICS

NOR Gate as a Universal Gate

The NOR gate is also used as a Universal Gate as the NOR Gate can be used in a combination to perform the function of a AND, OR and NOT gates.

4. NOT Gate Implementation

A NOT gate can be implemented using a NOR gate by connecting both the inputs of the NOR gate together. By connecting the two inputs together, the combinations with dissimilar inputs become redundant. The Function Table of the 2-input NOR Gate reduces to that of the NOT gate. Figure 6.1




Figure 6.1 Implementing a NOT Gate using a NOR gate

5. OR Gate Implementation

A NOR Gate performs the OR-NOT function. Removing the NOT gate at the output of the NOR gate results in an OR gate. The effect of the NOT gate at the output of the NOR gate can be cancelled by connecting a NOT gate at the output of the NOR Gate. The two NOT gates cancel each other out. A NOT Gate implemented using a NOR gate (2) is connected to the output of a NOR gate (1). Figure 6.2.




Figure 6.2 Implementing an OR Gate using two NOR gates

6. AND Gate Implementation

An AND Gate can be implemented using a combination of three NOR gates. The implementation is based on the alternate symbolic representation of the AND gate. The AND gate is represented as an OR gate with bubbles at the inputs and outputs. Figure 5.13. The two bubbles at the input can be replaced by two NOT gates (1) & (2) implemented using two NOR gates. If the two bubbles are removed from the two inputs, the OR gate with the bubble at the output represents a NOR gate (3). Figure 6.3




Figure 6.3 Implementing an OR Gate using three NOR gates

NAND-NOR Universal Gates

NAND and NOR gates are known as Universal Gates as they can be used to implement any of the three fundamental gates, AND, OR and NOT. The NAND Universal Gate can also be used to implement a NOR gate. Similarly, a NOR gate can be used to implement a NAND gate.

1. NAND gate Implementation using NOR gates

The AND gate implementation using three NOR gates is shown in figure 6.3. A NAND gate implementation requires addition of an inverter (NOT) gate at the output. The NOT gate is implemented using a NOR gate. Figure 6.4. NOR gates 1, 2 and 3 implement the AND gate. NOR gate 4 implements the NOT gate connected at the output of the NAND gate.




Figure 6.4 Implementing a NAND Gate using four NOR gates

2. NOR gate Implementation using NAND gates

The OR gate implementation using three AND gates is shown in figure 5.20. A NOR gate implementation requires addition of an inverter (NOT) gate at the output. The NOT gate is implemented using a NAND gate. Figure 6.5. NAND gates 1, 2 and 3 implement the OR gate. NAND gate 4 implements the NOT gate connected at the output of the NOR gate.




Figure 6.5 Implementing a NOR Gate using four NAND gates

NAND and NOR Gate Applications

The output of a NAND is 0 when all inputs to the NAND gate are 1s. This property of the NAND gate can be used to activate an operation when any of the inputs to the NAND gate are deactivated. A NOR gate on the other hand generates an output of 1 when all inputs to NOR gate are deactivated. The output is deactivated when any input is activated.

A warehouse is used to store industrial chemicals. Toxic fumes produced by the chemicals are removed from the ware house and dispersed in the atmosphere through three exhaust fans. The three exhaust fans should be continuously working to remove the dangerous toxic fumes. If any one or more fans fail an alarm should be activated to signal the failure of one or more exhaust fans.

An electronic circuit connected to each fan generates a 1 to indicate a working fan. If the fan fails the circuit generates a 0 output. The outputs of the three fans are connected to the three inputs of a NAND gate. When all fans are working the input to the 3-input NAND gate is 111 and the corresponding output is a 0. When any one fan fails the output of NAND gate becomes 1 activating an alarm connected to the output of the NAND gate. Figure 6.6




Figure 6.6 A NAND gate based exhaust fan failure detection system

A Washing Machine has three sensors to check for washing machine lid open, washing tub filled to minimum level and weight of cloths and water in the tub. If the lid of the Washing machine is open or the water is below the minimum level or the washing machine has been overloaded the appropriate sensor generates an output of 1. The outputs of the three sensors are connected to the inputs of a 3-input NOR gate. During the normal operation of the Washing Machine all the sensors output a 0. The corresponding output of the NOR gate is a 1. If an erroneous condition is detected by any one or more sensors, the corresponding sensor output(s) is set to 1, setting the NOR gate output to a 0. The NOR gate output is connected to the main switch which switches off the washing machine. Figure 6.7.




Figure 6.7 A NOR gate based Washing Machine Controller

Exclusive-OR and Exclusive-NOR Gates

The XOR and XNOR gates are frequently used in Digital Logic. These two additional gates are used to detect dissimilar and similar inputs respectively.

1. Exclusive-OR Gate

The Exclusive-OR Gate or XOR Gate performs a function that is equivalent to the combination of NOT, AND and OR gates. XOR gates are extensively used in digital applications; therefore XOR gates are available as basic components. Most commonly used XOR Gates have two inputs. The XOR gate is represented by symbol shown in figure 6.8.




Figure 6.8 Symbolic representation of XOR Gate

The function performed by the XOR gate is represented by the Function Table for a two input XOR Gate. Figure 6.9. The function table for a 3, 4 or multiple input XOR Gate is similar. The output of an XOR gate is 1 when the inputs are dissimilar and a 0 when all the inputs are the same.

| Logical XOR Operation | | |
|-----------------------|---|--------|
| Inputs | | Output |
| A | B | F |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Figure 6.9 Function Table of an XOR Gate

The expression describing the operation of the two inputs XOR Gate is $F = A \oplus B$. The \oplus is an XOR operator and the expression for multiple input XOR Gates is $F = A \oplus B \oplus C \oplus \dots \oplus N$, where N is the total number of inputs.

The timing diagram of the two input XOR gate with the input varying over a period of 7 time intervals is shown in the diagram. Figure 6.10.




Figure 6.10 Timing diagram of operation of a XOR gate

2. Exclusive-NOR Gate

The Exclusive-NOR Gate or XNOR Gate performs a function that is equivalent to the combination of NOT, AND and OR gates. XNOR gate is extensively used in digital applications; therefore XNOR gates are available as basic components. Most commonly used XNOR Gates have two inputs. The XNOR gate is represented by symbol shown in figure 6.11.




Figure 6.11 Symbolic representation of XNOR Gate

The function performed by the XNOR Gate is represented by the Function Table for a two input XNOR Gate. Figure 6.12. The function table for a 3, 4 or multiple input XNOR Gate is similar. The output of an XNOR gate is 1 when the all the inputs are same and a 0 when the inputs are dissimilar.

| Logical XNOR Operation | | |
|------------------------|---|--------|
| Inputs | | Output |
| A | B | F |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Figure 6.12 Function Table of an XNOR Gate

The expression describing the operation of the two inputs XNOR Gate is $F = A \oplus B$.

The expression for multiple input XNOR Gates is $F = A \oplus B \oplus C \oplus \dots \oplus N$, where N is the total number of inputs.

The timing diagram of the two input XNOR gate with the input varying over a period of 7 time intervals is shown in the diagram. Figure 6.13.




Figure 6.13 Timing diagram of operation of a XNOR gate

XOR and XNOR Gate Applications

XOR and XNOR gates are used to detect dissimilar and similar inputs. This property of XOR and XNOR gates is used to detect odd and even number of 1s in a Parity Detection Circuit.

Consider the three XOR gate logic circuit which is used to detect odd number of 1's in a 4-bit binary input combination. Figure 6.14




Figure 6.14 XOR gate based Odd number of 1s detector

A 4-bit binary number 0000 applied at the inputs A, B, C and D respectively of XOR gates 1 and 2. The output of XOR Gates 1 and 2 is 0 and 0. The output of XOR gate 3 is also zero. Similarly, a binary number 0011 applied at the inputs A, B, C and D respectively. The output of XOR gate 1 with inputs 00 is 0. The output of XOR gate 2 with inputs 11 is 0. The output of gate 3 is 0. Thus the output indicates that the binary number 0011 does not have odd number of 1's. Consider the binary number 1011 applied at the inputs A, B, C and D respectively. The output of XOR gate 1 with inputs 10 is 1. The output of XOR gate 2 with inputs 11 is 0. The output of gate 3 is 1. Thus the output indicates that the binary number 1011 has odd number of 1's

The logic circuit based on two XOR and a single XNOR gate which is used to detect even number of 1's in a 4-bit binary input combination. Figure 6.15




Figure 6.15 XOR-XNOR gate based Even number of 1s detector

A 4-bit binary number 0000 applied at the inputs A, B, C and D respectively of XOR gates 1 and 2. The output of XOR Gates 1 and 2 is 0 and 0. The output of XNOR gate 3 is a 1. Similarly, a binary number 0011 applied at the inputs A, B, C and D respectively. The output of XOR gate 1 with inputs 00 is 0. The output of XOR gate 2 with inputs 11 is 0. The output of XNOR gate 3 is also a 1. Thus the output indicates that the binary number 0011 has even number of 1's. Consider the binary number 1011 applied at the inputs A, B, C and D respectively. The output of XOR gate 1 with inputs 10 is 1. The output of XOR gate 2 with inputs 11 is 0. The output of XNOR gate 3 is 0 because of dissimilar inputs. Thus the output indicates that the binary number 1011 does not have even number of 1's.

Digital Circuits and Operational Characteristics

The Logic Gates discussed provide the basic building blocks for implementing the large digital systems. The logic gates discussed so far has been described in terms of the functions they perform. Practical implementation of digital systems by using the logic gates in combination requires some additional information. For example, theoretically the output of an Inverter can be connected to the inputs of an unlimited number of AND Gates. However, the practical limitation to the circuit shown is that the total current sourced by the Inverter is distributed amongst the 10 AND Gates. The Inverter is not able to provide the total current required by the ten AND gates. The current sunk by each AND gate is not enough to drive the AND gate circuitry thus its behavior is unpredictable resulting in unpredictable behavior of the system.

The binary 1 and 0 are represented by +5V and 0 V. What if the output of an AND Gate is +3 V? Does this output voltage level represent a binary 1 or 0? If the output of the AND Gate is connected to the input of an Inverter, what would be the response of the Inverter? Another important aspect is the frequency of the input signal. Electronic circuits operate at certain frequencies. If the frequency of the input signal increases beyond the operational specification of the circuit, the circuit will not be able to respond fast enough resulting in unpredictable behavior.

Digital circuits that depend upon battery for their power should consume low power to allow the device to function for longer periods of time before replacing or recharging the battery. Thus the digital system should be implemented keeping in view the power requirements of the application.

TTL/CMOS NOT Gate Operation

Logic Gates are implemented using transistors. These transistors are connected in various combinations to form a switching circuit. The transistor itself is configured to work like a switch. On the application of a bias voltage the transistor is switched on and by removing the bias voltage the transistor is turned off. Different technologies are used to manufacture the Logic Gates based on the transistors. The performance or the Operational characteristics of a Logic Gate are determined by the transistors and the technologies used to implement the switching transistors. Certain technologies allow transistor and thereby the Logic Gates to operate at high frequencies. Other technologies allow transistors to operate with low voltages, consuming minimal power, similarly certain other implementation technologies allow very dense logic circuits to be manufactured.

The Inversion function of the NOT gate is performed by the switching circuit shown in figure 6.16. The Bipolar Junction Transistor (BJT) based NOT shown on the left is switched on when a Voltage is applied at the base of the BJT. The transistor when switched on short circuits the V_{CC} , the output voltage is therefore 0 volts. When the BJT base pin is connected to 0 volts, the transistor is switched off. The $V_{o/p}$ is at potential $V_{CC} = 5$ Volts. The actual implementation is different.




Figure 6.16 BJT & CMOS based NOT Gate Implementation

The CMOS based implementation, shown on the right, uses a P-type and a N-type MOSFETs. When the input is connected to +V, the P-type MOSFET is switched off and the N-type MOSFET is switched on. The $V_{o/p}$ is at ground potential. When the input is connected to ground, the P-type and N-type MOSFETs are switched on and off respectively. The $V_{o/p}$ is at potential $V_{DD} = 5$ Volts.

Integrated Circuit Technologies

The practical implementation of the Logic gates is through the Integrated Circuits (IC) technologies. The logic gates implemented through these technologies are available to be connected and practical implementation of a digital circuit. Different types of Integrated Circuit technologies are used to implement the digital circuits. These technologies differ in terms of the circuit density, power consumptions, frequency response etc.

- CMOS: Complementary Metal-Oxide Semiconductor

- The most extensively used technology, characterized by low power consumption, switching speed which is slower but comparable to TTL. Has higher chip density than TTL. Due to high input impedance is easily damaged due to accumulated static charge
- TTL: Transistor-Transistor Logic
 - Extensively used technology, characterized by fast switching speed and high power consumption
 - Offers a wide variety of gates, devices, arithmetic units etc.
- ECL: Emitter-Coupled Logic
 - Used in specialized applications where switching speed is of prime importance such as high speed transmission, high speed memories and high speed arithmetic units.
- PMOS: p-channel and NMOS: n-channel MOS transistor
 - PMOS and NMOS technologies are used in LSI requiring high chip density. Large memories and microprocessors are implemented using these technologies
 - These ICs have very low power consumption.
- E²CMOS: a combination of CMOS and NMOS technologies
 - Used to implement Programmable Logic Devices

Types of IC Logic Gates

The most common form of logic Gate ICs are listed. To identify and use the Integrated Circuits or ICs in implementing logic circuits, some sort of identification code has to be used which is printed on the IC package.

Logic Gates are identified by the codes. The prefix 74 is used to identify a commercial version of the device from the military version device identified by the prefix 54. Military versions are designed to withstand harsh and severe environmental conditions. The XX part of the code identifies the switching speed of the gate.

- 74XX00 Quad 2-input NAND Gate
- 74XX02 Quad 2-input NOR Gate
- 74XX04 Hex Inverter
- 74XX08 Quad 2-input AND Gate
- 74XX10 Triple 3-input NAND Gate
- 74XX11 Triple 3-input AND Gate
- 74XX20 Dual 4-input NAND Gate
- 74XX21 Dual 2-input AND Gate
- 74XX27 Triple 3-input NOR Gate
- 74XX30 Single 8-input NAND Gate
- 74XX32 Quad 2-input OR Gate
- 74XX86 Quad 2-input XOR Gate
- 74XX133 Single 13-input NAND Gate

The Integrated Circuit packages of the seven gates that have been discussed so far are shown. Figure 6.17. The 7408 14-pin chip has 4 or Quad, 2-input AND gates. The input pins and the output pins of each of the four gates are shown. To use any one or all four gates the appropriate pins are connected. Pins 7 and 14 are connected to ground and Supply voltage respectively.

The 7432 14-pin IC package has 4 or Quad, 2-input OR Gates. Connections to the OR gates are identical to those of the 7408 AND gate IC. The 7404 14-pin chip has 6 or hex, inverters. The input and output connections of each of the 6 NOT gates are shown. Pins 7 and 14 are used for ground and supply voltage respectively.

The 7400, Quad, 2-input NAND Gate IC, the 7402, Quad, 2-input NOR Gate IC, the 7486, Quad, 2-input XOR Gate IC and the 74266, Quad, 2-input XNOR Gate IC are similar.




Figure 6.17 Commonly used Integrated Circuit Logic Gates

Performance Characteristics and Parameters

A number of performance characteristics and parameters determine the suitability of a particular IC technology for a particular application. The important parameters that are considered whilst designing Digital Logic Circuits are mentioned briefly.

- DC Supply Voltage:
 - The supply voltage at which the Gate operates
- Noise Margin:
 - The maximum and minimum voltages that represent binary 0 and 1 respectively. These voltage ranges determine the suitability of a gate to work in noisy environments.
- Power Dissipation:
 - Gates consume power during their operation. The power dissipation varies with the frequency at which these gates operate.
- Frequency Response and Propagation Delay:
 - Gates do not instantaneously switch to a new output state after the inputs are changed. The delay between the input and output limits the frequency at which the inputs to a logic gate can be changed and the logic circuit can operate.
- Fan-Out:
 - The number of gates that can be connected to the output of a single gate.

For short lectures, Search on Youtube:

“Cs302 short lectures By Amir”

Lesson No. 07

DIGITAL CIRCUITS AND OPERATIONAL CHARACTERISTICS

1. DC Supply Voltage

TTL based devices work with a dc supply of +5 Volts. TTL offers fast switching speed, immunity from damage due to electrostatic discharges. Power consumption is higher than CMOS. The TTL family has six different types of devices characterized by different power dissipation and switching speeds. The series of TTL chips are:

- 74 Standard TTL
- 74S Schottky TTL
- 74AS Advanced Schottky TTL
- 74LS Low-Power Schottky TTL
- 74ALS Advanced Low-Power Schottky TTL
- 74F Fast TTL

The Standard, the Schottky, the Advanced Schottky, the Low-Power Schottky, the Advanced Low-Power Schottky and the FAST TTL series are characterized by their switching speed and power dissipation. The Standard TTL is the slowest and consumes more power and the Advanced low power Schottky has the fastest switching speed and low power requirements.

CMOS technology is the dominant technology today and used in large scale ICs and microprocessors. CMOS technology is characterized by low power dissipation with slow switching speeds. There are two categories of CMOS in terms of the dc supply voltage. The 3.3 v CMOS series is characterized by fast switching speeds and very low power dissipation as compared to the 5 v CMOS series.

- +5 V CMOS
 - 74HC and 74HCT High-Speed
 - 74AC and 74ACT Advanced CMOS
 - 74AHC and 74AHCT Advanced High Speed
- 3.3 V CMOS
 - 74LV Low voltage CMOS
 - 74LVC Low-voltage CMOS
 - 74ALVC Advanced Low voltage CMOS

2. Logic Levels and Noise Margin

The TTL and CMOS circuit operating at +5 or 3.3 Volts respectively are designed to accept voltages in a certain range as logic 1 and 0. The input and output logic levels for CMOS and TTL are shown in the figure 7.1. The V_{IH} and V_{IL} indicate the acceptable voltage ranges for the input logic high and low respectively. Similarly V_{OH} and V_{OL} indicate the acceptable output voltage range for logic high and low respectively.



Figure 7.1 Logic Levels for TTL and CMOS Series

a) TTL Logic Levels

At the input of any TTL logic gate logic high '1' or a logic low '0' signal is applied.

- V_{IH} is the input voltage range of Logic high signal with a range of 2 to 5 volts.
- $V_{IH(min)}$ is the minimum acceptable input range for a logic high signal. (2 volts)
- V_{IL} is the input voltage range of Logic low signal with a range of 0 to 0.8 volts.
- $V_{IL(max)}$ is the maximum acceptable input range for a logic low signal. (0.8 volts)

The output of any TTL logic gate can be at logic high '1' or logic low '0'.

- V_{OH} is the output voltage range of Logic high signal with a range of 2.4 to 5 volts.
- $V_{OH(min)}$ is the minimum acceptable output range for a logic high signal. (2.4 volts)
- V_{OL} is the output voltage range of Logic low signal with a range of 0 to 0.4 volts.
- $V_{OL(max)}$ is the maximum acceptable output range for a logic low signal. (0.4 volts)

b) CMOS 5 Volt series Logic Levels

At the input of any CMOS 5 volt series logic gate logic high '1' or a logic low '0' signal is applied.

- V_{IH} is the input voltage range of Logic high signal with a range of 3.5 to 5 volts.
- $V_{IH(min)}$ is the minimum acceptable input range for a logic high signal. (3.5 volts)
- V_{IL} is the input voltage range of Logic low signal with a range of 0 to 1.5 volts.
- $V_{IL(max)}$ is the maximum acceptable input range for a logic low signal. (1.5 volts)

The output of any CMOS 5 volt series logic gate can be at logic high '1' or logic low '0'

- V_{OH} is the output voltage range of Logic high signal with a range of 4.4 to 5 volts.
- $V_{OH(min)}$ is the minimum acceptable output range for a logic high signal. (4.4 volts)
- V_{OL} is the output voltage range of Logic low signal with a range of 0 to 0.33 volts.
- $V_{OL(max)}$ is the maximum acceptable output range for a logic low signal. (0.33 volts)

c) CMOS 3.3 Volt series Logic Levels

At the input of any CMOS 3.3 volt series logic gate a logic high '1' or a logic low '0' signal is applied.

- V_{IH} is the input voltage range of Logic high signal with a range of 2 to 3.3 volts.
- $V_{IH(min)}$ is the minimum acceptable input range for a logic high signal. (2 volts)
- V_{IL} is the input voltage range of Logic low signal with a range of 0 to 0.8 volts.
- $V_{IL(max)}$ is the maximum acceptable input range for a logic low signal. (0.8 volts)

The output of any CMOS 3.3 volt series logic gate can be at logic high '1' or logic low '0'

- V_{OH} is the output voltage range of Logic high signal with a range of 2.4 to 3.3 volts
- $V_{OH(min)}$ is the minimum acceptable output range for a logic high signal. (2.4 volts).
- V_{OL} is the output voltage range of Logic low signal with a range of 0 to 0.4 volts.
- $V_{OL(max)}$ is the maximum acceptable output range for a logic low signal. (0.4 volts).

The valid output voltages representing logic high and low are confined to certain voltage ranges. For example, low-power 3.3 volt CMOS chips output logic high voltage ranges between 2.4-3.3 volts and logic low ranges between 0-0.4 volts. Output voltages that are not within the specified ranges can cause logic circuits to malfunction.

A low-power 3.3v CMOS AND gate will accept a voltage of 2.1 volts as a valid logic high input. However, a voltage of 1.9 volts is unacceptable as an input between 0.8-2.0 volts will give unpredictable results, therefore input voltages within this range is not allowed.

Wires in electronic circuits pick up noise from adjacent conductors. Noise is unwanted voltage that is induced in the circuit due to high-frequency electromagnetic radiation. The unwanted noise can affect the performance of a logic gate and the digital circuit.

Effect of Noise on the Operation of a CMOS AND Gate

A CMOS 5 volt series AND gate is shown. Figure 7.2. Input A of the AND gate is permanently connected to logic high of +5 volts. Input B of the AND gate is connected to the output of some other gate. The signal at input B of the AND gate can vary between logic 0 and logic 1.

Consider that the input B is at logic High state with $V_{IH} = 4.2$ volts which is within the valid CMOS V_{IH} voltage range of 5 to 3.5 volts. A voltage generated due to some external noise (shown by the zigzag line) rides on the 4.2 volt signal. A sharp dip in the input voltage due to the noise brings the input voltage down to 3 volts for a very short duration. The 3 volt input is below the minimum input voltage limit of 3.5 volts for logic high input voltage and within

the not allowed voltage range. This dip in the voltage even for a short duration will result in an output of logic low for a short interval of time.




Figure 7.2 Effect of Noise on CMOS AND gate

Effect of Noise on the Operation of a CMOS AND Gate circuit

Two CMOS 5 volt series AND gates are connected together. Figure 7.3 The first AND gate has both its inputs connected to logic high, therefore the output of the gate is guaranteed to be logic high. The logic high voltage output of the first AND gate is assumed to be 4.6 volts well within the valid V_{OH} range of 5-4.4 volts. Assume the same noise signal (as described earlier) is added to the output signal of the first AND gate.




Figure 7.3 Effect of Noise on CMOS AND gate circuit

The sharp dip due to noise brings the V_{OH} voltage down to 3.4 volts with reference to the V_{OH} of 4.6 volts. 3.4 volts is lower than the $V_{IH(min)}$ of 3.5 volts required by the input of the second AND gate, the circuit will thus malfunction.

Since $V_{OH(min)}$ is guaranteed to be at 4.4 volts therefore a noise signal being added to volts can bring V_{OH} voltage down to a minimum of 3.5 volts which is the acceptable minimum range for V_{IH} . Anything below 3.5 will cause the second gate to malfunction. Thus the second AND gate can tolerate a maximum variation of 0.9 volts for its logic high input or has a 'Noise Margin' of 0.9 volts.

Noise Margin

Noise margin is a measure of the circuit's immunity to noise. The high-level and low-level noise margins are represented by V_{NH} and V_{NL} respectively.

- $V_{NH} = V_{OH(\min)} - V_{IH(\min)}$
- $V_{NL} = V_{IL(\max)} - V_{OL(\max)}$

CMOS 5 volt series Noise Margins

- $V_{NH} = V_{OH(\min)} - V_{IH(\min)} = 4.4 - 3.5 = 0.9 \text{ v}$
- $V_{NL} = V_{IL(\max)} - V_{OL(\max)} = 1.5 - 0.33 = 1.17 \text{ v}$

CMOS 3.3 volt series Noise Margins

- $V_{NH} = V_{OH(\min)} - V_{IH(\min)} = 2.4 - 2.0 = 0.4 \text{ v}$
- $V_{NL} = V_{IL(\max)} - V_{OL(\max)} = 0.8 - 0.4 = 0.4 \text{ v}$

TTL 5 volt Noise Margins

- $V_{NH} = V_{OH(\min)} - V_{IH(\min)} = 2.4 - 2.0 = 0.4 \text{ v}$
- $V_{NL} = V_{IL(\max)} - V_{OL(\max)} = 0.8 - 0.4 = 0.4 \text{ v}$

The CMOS 5 volts and the 3.3 volts series can not be mixed.

For CMOS 5 volt series the high-level noise margin is 0.9 volts. That is, the logic high output of the gate would never be below 4.4 volts. Even if it is below 4.4 volts due to some external noise, the input will consider any voltage above 3.5 volts to be logic high. So CMOS 5 volt series gates can withstand noisy signals riding on logic high inputs up to a noise margin of 0.9 volts. Similarly, low-level noise margin is 1.17 volts (1.5-0.33).

The V_{NH} high-level and V_{NL} low-level noise margins for TTL 5 volt and CMOS 3.3 series are 0.4 volts and 0.4 volts respectively. Therefore in noisy environments, CMOS 5 volt series based digital system perform better.

3. Power Dissipation

Logic Gates and Logic circuits consume varying amount of power during their operation. Ideally, logic gates and logic circuit should consume minimal power. Advantages of low power consumption are circuits that can be run from batteries instead of mains power supplies. Thus portable devices that run on batteries use Integrated circuits that have low power dissipation. Secondly, low power consumption means less heat is dissipated by the logic devices; this means that logic gates can be tightly packed to reduce the circuit size without having to worry about dissipating the excess heat generated by the logic devices. Microprocessors for example generate considerable heat which has to be dissipated by mounting small fans.

Generally, the Power dissipation of TTL devices remains constant throughout their operation. CMOS device on the other hand dissipate varying amount power depending upon the frequency of operation.

a) Power Dissipation of TTL Devices

When a TTL logic gate output is in a logic high state it draws out a current from the dc power supply. It is said to be sourcing current. The high current is designated by I_{CCH} , typical value for I_{CCH} is 1.5 mA when $V_{CC} = 5 \text{ V}$. When a TTL logic gate output is in a logic low state it sinks a current designated by $I_{CCL} = 3.0 \text{ mA}$ when $V_{CC} = 5 \text{ V}$. The figure 7.4 shows an AND gate connected to output a logic high '1'. It thus draws a current I_{CCH} from the voltage supply V_{CC} .




Figure 7.4 Power dissipation of a TTL AND gate

When any one of the AND gate input is connected to low, the output becomes low and it sinks current I_{CCL} . An AND Gate which has one of its input connected to a clock which continuously changes from logic high to low sets the AND gate output to high and low respectively for every one half of the clock cycle. Thus the AND gate sources and sinks currents I_{CCH} and I_{CCL} respectively.

The power dissipated by a gate is $V_{CC} \times I_{CC}$. The power dissipated would be different for a gate having a logic high output and logic low output. The average power dissipated is determined, based on a 50% duty cycle, that is, the gate is pulsed and its output switches between high and low for every one half of the cycle.

$$P_D = V_{CC}(I_{CCH} + I_{CCL})/2$$

Power Dissipation in TTL circuits is constant over its range of operating frequencies. For example, the power dissipation of a LS TTL gate is a constant 2.2 mW.

b) Power Dissipation of CMOS Devices

The transistors used in CMOS logic present a capacitive load instead of the resistive load in TTL based logic. Each time a CMOS logic gate switches between low and high, current has to be supplied to the capacitive load. The typical supply current is 5 mA for a duration of 20-30 nsec. As the frequency of operation increases, there would be more of these current spikes occurring per second, thus the average current drawn from the voltage source increases.

Power Dissipation in CMOS circuits is frequency dependent. It is extremely low under static (dc) conditions and increases as the frequency increases. Total Dynamic Power dissipation of a CMOS circuit is

$$P_D = P_T + P_L$$

where P_T is the internal power dissipation of the gate

P_L is the external power dissipation due to the external capacitive load

$$P_D = C_{PD} \cdot V_{DD}^2 \cdot f + C_L \cdot V_{DD}^2 \cdot f$$

$$P_D = (C_{PD} + C_L) \cdot V_{DD}^2 \cdot f$$

where C_{PD} is the internal power dissipation capacitance

C_L is the external load dissipation capacitance

V_{DD} is the supply voltage

f is the transition frequency of the output signal

The power dissipation of a HCMOS gate is 2.75 μW under static conditions and 170 μW at 100 KHz.

4. Propagation Delay

When ever a signal passes through a gate it experiences a delay. That is, a signal applied to the input of a gate does not result in an instantaneous response. The output of a gate is delayed with respect to the input. The delay in the output is known as the Propagation Delay.

The Propagation Delay of a gate limits the frequencies at which the gate can work. Higher the Propagation Delay lower is the frequency at which the gate can operate. Smaller the Propagation Delay higher the frequency at which the gate can operate. A Gate with a Propagation Delay of 3 nsec is faster than a gate with a 10 nsec delay.

There are two Propagation Delay times specified for Logic Gates. Figure 7.5

- t_{PHL} The time between a specified reference point on the input pulse and a corresponding reference point on the resulting output pulse, with the output changing from high level to low level.
- t_{PLH} The time between a specified reference point on the input pulse and a corresponding reference point on the resulting output pulse, with the output changing from low level to high level.




Figure 7.5 Propagation delay of an NOT & AND gates

The output of the NOT gate changes from high to low after a delay of time specified by t_{PHL} after the input changes from low to high. The output of the NOT gate changes from low to high after a delay of time specified by t_{PLH} after the input changes from high to low. The delay time is measured at the 50% transition mark.

The input B of the AND gate is permanently connected to logic high, where as input A varies between High and Low. The output of the AND gate changes from low to high after a delay of time specified by t_{PLH} after the input changes from low to high. The output of the AND gate changes from high to low after a delay of time specified by t_{PHL} after the input changes from high to low. The delay time is measured at the 50% transition mark. Generally, the t_{PLH} and t_{PHL} propagation delay times are same.

The effect of Propagation Delay on the operation of a digital circuit can be explained with the help of an example. Consider a Cricket Stadium, entry to the Cricket Stadium is through three gates, each manned by a security guard who allows the spectator into the stadium after checking the ticket. Assume that the security guards at Gates A, B and C take 1, 1.5 and 2 minutes respectively to check the ticket and allow the spectator into the stadium. Assuming equal number of spectators queuing up at the three gates, the queue at gate C after 30 minutes is the longest as the guard at Gate C has the longest Propagation Delay.

5. Speed-Power Product (SPP)

An important parameter is the Speed-Power Product which is used as a measure of performance of a logic circuit taking into account the propagation delay and the power dissipation.

The $SPP = t_p P_D$ expressed in Joules (J), the unit of energy. Lower the SP product better is the performance.

6. Fan-Out and Loading

The fan-out of a logic gate is the maximum numbers of inputs of the same series in an IC family that can be connected to a gate's output and still maintain the output voltage levels within the specified limits. Fan-out parameter is associated with TTL technology. CMOS circuits have very high impedance therefore fan-out of CMOS circuits is very high but depends upon the frequency because of capacitance effects.

Fan-out is specified in terms of unit loads. A unit load for a logic gate equals one input to a like circuit. Consider a 7400 NAND gate. The output current at logic high is $I_{OH} = 400 \mu A$. The input current at logic high is $I_{IH} = 40 \mu A$. Thus a gate at logic high can source current to another gate connected to its output.

Similarly, the output current at logic low is $I_{OL} = 16 \text{ mA}$. The input current at logic low is $I_{IL} = 1.6 \text{ mA}$. Thus a gate output at logic low can sink current from another gate connected to its output.

Unit Loads = $I_{OH}/I_{IH} = I_{OL}/I_{IL} = 400 \mu A/40 \mu A = 16 \text{ mA}/1.6 \text{ mA} = 10$




Figure 7.6 AND Gate Sourcing and Sinking Current

As more gates (Loads) are connected to the driving gate the loading on the driving gate increases. The total current sourced by the driving gate increases. As the current increases the internal voltage drop increases causing the output voltage V_{OH} to decrease. If excessive number of gates are connected the output voltage V_{OH} drops below the $V_{OH(min)}$ reducing the High-level noise margin, thus compromising the circuit operation. Also as the source current increases the power dissipation increases. Figure 7.7.




Figure 7.7 AND Gate Sourcing Current

The total sink current also increases with each load gate that is added. As the sink current increases the internal voltage drop of the driving gate increases causing V_{OL} to increase. If excessive number of loads are connected, V_{OL} exceeds $V_{OL(max)}$ and the Low noise margin is reduced.




Figure 7.8 AND Gate Sinking Current

CMOS loading is different from TTL loading as the type of transistors used in CMOS circuits presents a capacitive load to the driving gate. When the output of the driving gate is high the input capacitance of the load gate is charging and when the output of the driver gate

is low the load gate is discharging. When more load gates are added the input capacitance increases as input capacitances are being connected in parallel. With the increase in the capacitance, charging and discharging time increases, reducing the maximum frequency at which the gate can operate. Figure 7.9





Figure 7.9 CMOS AND Gate Sourcing and Sinking Current

The fan-out of a CMOS gate depends upon the maximum frequency of operation. Fewer the load gates, greater the maximum frequency of operation.

Different TTL series are characterized by switching speed and power consumption as shown in the table. Table 7.1

| | 74 | 74S | 74LS | 74AS | 74ALS | 74F |
|---------------------------|----|-----|------|------|-------|-----|
| Performance Rating | | | | | | |
| Propagation Delay (ns) | 9 | 3 | 9.5 | 1.7 | 4 | 3 |
| Power Dissipation (mW) | 10 | 20 | 2 | 8 | 1.2 | 6 |
| Speed-Power product (pJ) | 90 | 60 | 19 | 13.6 | 4.8 | 18 |
| Max. Clock Rate (MHz) | 35 | 125 | 45 | 200 | 70 | 100 |
| Fan-out (same series) | 10 | 20 | 20 | 40 | 20 | 33 |

| | 74HC | 74AC | 74AHC |
|---------------------------------------|---------|--------|---------|
| Performance Rating | | | |
| Propagation Delay (ns) | 18 | 5 | 3.7 |
| Power Dissipation (mW) Static | 0.00275 | 0.0055 | 0.00275 |
| Power Dissipation (mW) Dynamic 100KHz | 0.0625 | 0.08 | 0.0625 |
| Speed-Power product (pJ) at 100KHz | 1.125 | 0.4 | 0.23 |
| Max. Clock Rate (MHz) | 50 | 160 | 170 |

| | 74LV | 74LVC | 74ALVC |
|-------------------------------|--------|--------|--------|
| Performance Rating | | | |
| Propagation Delay (ns) | 9 | 4.3 | 3 |
| Power Dissipation (mW) Static | 0.0016 | 0.0008 | 0.0008 |
| Max. Clock Rate (MHz) | 90 | 100 | 150 |

Table 7.1 Operational Characteristics of TTL and CMOS families

BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION

Any digital circuit no matter how complex can be described by Boolean Expressions. Boolean algebra is the mathematics of Digital Systems. Knowledge of Boolean algebra is indispensable to the study and analysis of logic gates. AND, OR, NOT, NAND and NOR gates perform simple Boolean operations and Boolean expressions represent the Boolean operations performed by the logic gates.

- AND gate $F = A.B$
- OR gate $F = A + B$
- NOT gate $F = \bar{A}$
- NAND gate $F = \overline{A.B}$
- NOR gate $F = \overline{A + B}$

Boolean expressions which represent Boolean functions help in two ways. The function and operation of a Logic Circuit can be determined by Boolean expressions without implementing the Logic Circuit. Secondly, Logic circuits can be very large and complex. Such large circuits having many gates can be simplified and implemented using fewer gates. Determining a simpler Logic circuit having fewer gates which is identical to the original logic circuit in terms of the function it performs can be easily done by evaluating and simplifying Boolean expressions.

Boolean Algebra expressions are written in terms of variables and literals using laws, rules and theorems of Boolean Algebra. Simplification of Boolean expressions is also based on the Boolean laws, rules and theorems.

Boolean Algebra Definitions**1. Variable**

A variable is a symbol usually an uppercase letter used to represent a logical quantity. A variable can have a 0 or 1 value.

2. Complement

A complement is the inverse of a variable and is indicated by a bar over the variable. Complement of variable X is \bar{X} . If $X = 0$ then $\bar{X} = 1$ and if $X = 1$ then $\bar{X} = 0$.

3. Literal

A Literal is a variable or the complement of a variable.

Boolean Addition

Boolean Addition operation is performed by an OR gate. In Boolean algebra the expression defining Boolean Addition is a sum term which is the sum of literals.

$$A + B, A + \bar{B}, \bar{A} + \bar{B} + C$$

- A sum term is 1 when any one literal is a 1
- A sum term is 0 when all literals are a 0.

Boolean Multiplication

Boolean Multiplication operation is performed by an AND gate. In Boolean algebra the expression defining Boolean Multiplication is a product term which is the product of literals.

A.B, A.B, A.B.C

- A product term is 1 when all literal terms are a 1
- A product term is 0 when any one literal is a 0.

Laws of Boolean Algebra

The basic laws of Boolean Algebra are the same as ordinary algebra and hold true for any number of variables.

1. Commutative Law for addition and multiplication
2. Associative Law for addition and multiplication
3. Distributive Law

1. Commutative Law for Addition and Multiplication

- Commutative Law for Addition $A + B = B + A$
- Commutative Law for Multiplication $A.B = B.A$





Figure 8.1 Implementation of Commutative Laws

In terms of implementation, the Boolean Addition and Multiplication of two or more literals is the same no matter how they are ordered at the input of an OR and AND Gates respectively. Commutative law for Addition and Multiplication holds true for n number of literals.

2. Associative Law for Addition and Multiplication

- Associative Law for Addition $A + (B + C) = (A + B) + C$
- Associative Law for Multiplication $A.(B.C) = (A.B).C$






Figure 8.2 Implementation of Associative Laws

In terms of implementation, the Associative ordering of literals for Boolean Addition and Multiplication is the same at the input of an OR and AND gates. Commutative law for Addition and Multiplication holds true for n number of literals. The addition of literals B and C followed by the addition of literal A with the result of B+C is the same as adding literals A and B followed by the addition of literal C.

The multiplication of literals B and C followed by the multiplication of the result of B.C with literal A is the same as multiplying literals A and B followed by the multiplication of literal C.

3. Distributive Law

- Distributive Law

$$A.(B + C) = A.B + A.C$$




Figure 8.3 Implementation of Distributive Law

Distributive law holds true for any number of literals. Adding literals B and C followed by multiplying the result with literal A is the same as multiplying literal A with literal B and adding the result to the product of literals A and C.

Rules of Boolean Algebra

Rules of Boolean Algebra can be proved by replacing the literals with Boolean values 0 and 1.

- $A + 0 = A$
- $A + 1 = 1$
- $A.0 = 0$
- $A.1 = A$
- $A + A = A$
- $A + \bar{A} = 1$
- $A.A = A$
- $A.\bar{A} = 0$

$$\begin{aligned}
 9. \quad & \overline{\overline{A}} = A \\
 10. \quad & A + A.B = A \\
 & = A.(1 + B) \quad \text{where } (1+B) \text{ according to Rule 2 is equal to } 1 \\
 & = A \\
 11. \quad & A + \overline{A}.B = A + B \\
 & = A(B+1) + \overline{A}.B \quad \text{according to Rule 2 } (B+1) = 1 \\
 & = AB + A + \overline{A}.B \\
 & = B(A + \overline{A}) + A \quad \text{according to Rule 6 } A + \overline{A} = 1 \\
 & = B + A \\
 12. \quad & (A+B).(A+C) = A+B.C \\
 & = AA+AC+AB+BC \text{ applying the Distributive Law} \\
 & = A(1+C+B) + BC \quad \text{according to Rule 2 } (1+B+C) = 1 \\
 & = A+BC
 \end{aligned}$$

Demorgan's Theorems

Demorgan's **First Theorem** states: The complement of a product of variables is equal to the sum of the complements of the variables.

$$\overline{A.B} = \overline{A} + \overline{B}$$

Demorgan's **Second Theorem** states: The complement of sum of variables is equal to the product of the complements of the variables.

$$\overline{A + B} = \overline{A}. \overline{B}$$

Demorgan's two theorems prove the equivalency of the NAND and negative-OR gates and the NOR and negative-AND gates respectively. Figure 8.4




Figure 8.4 Implementation of Demorgan's Theorems

Demorgan's Theorems can be applied to expressions having any number of variables

- $\overline{X.Y.Z} = \overline{X} + \overline{Y} + \overline{Z}$
- $\overline{X + Y + Z} = \overline{X}. \overline{Y}. \overline{Z}$

Demorgan's Theorem can be applied to a combination of other variables

- $(A + B.C).(A.C + B) = (A + B.C) + (A.C + B)$
- $= A.(B.C) + (A.C).B$
- $= \overline{A}.(B + C) + (\overline{A} + \overline{C}).\overline{B}$
- $= \overline{A}.B + A.C + \overline{A}.\overline{B} + \overline{B}.\overline{C}$
- $= \overline{A}.B + A.C + B.\overline{C}$

Boolean Analysis of Logic Circuits

Boolean algebra provides a concise way to represent the operation of a logic circuit. The complete function of the logic circuit can be determined by evaluating the Boolean expression using different input combinations.




Figure 8.5 Boolean expression representing a Logic Circuit

The expression $(AB + \overline{C})D$ can be derived from the circuit by starting from the left hand, input side of the Logic Circuit. The AND gate provides the output AB. The OR gate adds the product term AB and the complement C to result in $(AB + \overline{C})$ term. The AND gate on the right hand side of the circuit performs a multiplication operation between the term $(AB + \overline{C})$ and the literal D resulting in $(AB + \overline{C})D$.

There are four variables, therefore the function table or truth table for the logic circuit has 16 possible input combinations. The expression can be evaluated by trying out the 16 combinations. Alternately, the input combinations A, B, C and D that set the output of the expression $(AB + \overline{C})D$ to 1 can be easily determined.

From the expression, the output is a 1 if both variable $D = 1$ and term $(AB + \overline{C}) = 1$.

The term $(AB + \overline{C}) = 1$ only if $AB=1$ or $C=0$.

Thus expression $(AB + \overline{C})D = 1$ if $D=1$ AND $(C=0$ OR $AB=1)$

| Inputs | | | | Output |
|--------|---|---|---|--------|
| A | B | C | D | F |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

Table 8.1 Function table for expression $(AB + C)D$

In the function table the input conditions for variables A, B, C and D that satisfy the condition $D=1$ AND $C=0$ are 0001, 0101, 1001. The condition $D=1$ AND $AB=1$ are satisfied by input combination 1111. The condition $D=1$ AND $(C=0$ OR $AB=1)$ is satisfied by the input combination 1101.

Simplification using Boolean Algebra

Many times a Boolean expression has to be simplified using laws, rules and theorems of Boolean Algebra. The simplified expression results in fewer variables and a simpler circuit. Consider the Boolean expression $AB + A(B+C) + B(B+C)$ and the Logic Circuit represented by the expression. Figure 8.6. The simplification of the expression results in an expression $B + AC$ represented by a simpler circuit having fewer gates. Figure 8.7

$$\begin{aligned}
 &= AB + A(B+C) + B(B+C) \\
 &= AB + AB + AC + BB + BC && \text{using Distributive Law} \\
 &= AB + AC + B + BC && BB = B \text{ using rule 7} \\
 &= AB + AC + B && (B+BC) = B \text{ using rule 10} \\
 &= B + AC && (B+AB) = B \text{ using rule 10}
 \end{aligned}$$




Figure 8.6 Logic Circuit represented by Boolean expression $AB + A(B+C) + B(B+C)$




Figure 8.7 Simplified Logic Circuit represented by Boolean expression $B+AC$

Standard Form of Boolean Expressions

All Boolean expressions can be converted into and represented in one of the two standard forms

- Sum-of-Products form
- Product-of-Sums form

1. Sum of Product form

When two or more product terms are summed by Boolean addition, the result is a Sum-of-Product or SOP expression.

- $AB + ABC$
- $ABC + CDE + \overline{BCD}$
- $AB + \overline{ABC} + AC$

The Domain of an SOP expression is the set of variables contained in the expression, both complemented and un-complemented. A SOP expression can have a single variable term such as A . A SOP expression can not have a term of more than one variable having an over bar extending over the entire term, such as $\overline{AB} + C$.

2. Product of Sums form

When two or more sum terms are multiplied by Boolean multiplication, the result is a Product-of-Sum or POS expression.

- $(A + B)(A + \overline{B} + C)$
- $(A + B + \overline{C})(C + D + E)(B + C + D)$
- $(A + B)(A + \overline{B} + C)(A + C)$

The Domain of a POS expression is the set of variables contained in the expression, both complemented and un-complemented. A POS expression can have a single variable term such as A . A POS expression can not have a term of more than one variable having an over bar extending over the entire term such as $(\overline{A + B})(A + \overline{B} + C)$.

Implementation of an SOP and POS expression

A SOP expression can be implemented by an AND-OR combination of gates. The product terms are implemented by an AND gate and the SOP expression is implemented by OR gate connected to the outputs of the AND gates. Figure 8.8




Figure 8.8 **SOP** Implementation of Boolean expression $B+AC+AD$

A POS expression can be implemented by an OR-AND combination of gates. The sum terms are implemented by OR gates and the POS expression is implemented by AND gate connected to the outputs of the OR gates.




Figure 8.9 **POS** Implementation of Boolean expression $(A+B)(B+C+D)(A+C)$

Conversion of a general expression to SOP form

Any logical expression can be converted into SOP form by applying techniques of Boolean Algebra

- $AB + B(CD + EF) = AB + BCD + BEF$
- $(A + B)(B + C + D) = AB + AC + AD + B + BC + BD = AC + AD + B$
- $\overline{(A + B)} + \overline{C} = \overline{(A + B)}\overline{C} = (\overline{A + B})\overline{C} = \overline{A} + \overline{B}\overline{C}$

BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION

Boolean Analysis of Logic Circuits, evaluating of Boolean expressions, representing the operation of Logic circuits and Boolean expressions in terms of Function tables and representing Boolean expressions in SOP and POS forms are inter-related. Boolean laws, rules and theorems are used to readily change from one form of representation to the other.

Two examples are considered which illustrate the analysis, simplification and representation of Logic Circuits and Boolean expressions. In both the examples, a Boolean expression representing the Logic Circuit is developed, the Boolean expression is evaluated and a function table is implemented that represents the Boolean expression and the function of the Logic Circuit. Each Boolean expression is also simplified into SOP or POS form, the simplified expression is presented in a function table format. The original and the simplified expressions are verified to show identical functions.

Example 1

1. Finding the Boolean Expression




Figure 9.1 Logic Circuit represented by Boolean expression $A.B + A.B.C.D$

The circuit can be represented by a Boolean Expression. Starting from the left hand side

- Output of NOT gate 1 is \bar{B}
- Output of NOT gate 2 is \bar{A}
- Output of two input AND gate 3 is $A.\bar{B}$ (product of A and \bar{B})
- Output of two input AND gate 4 is $C.D$ (product of C and D)
- Output of three input NAND gate 5 is $\overline{A.B.C.D}$ NOT(product of A , B and CD)
- Output of two input NOR gate 6 is $\overline{A.\bar{B} + \overline{A.B.C.D}}$ NOT(sum of $A.\bar{B}$ and $\overline{A.B.C.D}$)

2. Evaluating the Expression

Considering that $X = A.\bar{B}$ and $Y = \overline{A.B.C.D}$. The expression $\overline{A.\bar{B} + \overline{A.B.C.D}}$ can be represented by $X + Y$.

The output of the logic circuit is 1 when $X = 0$ and $Y = 0$

- $X=0$ NOR $Y=0$ Output = 1
- $X=0$ NOR $Y=1$ Output = 0
- $X=1$ NOR $Y=0$ Output = 0
- $X=1$ NOR $Y=1$ Output = 0

$X = \overline{A \cdot B} = 0$ when any literal is zero. That is, $A = 0$ or $\overline{B} = 0$ ($B=1$)

$Y = \overline{\overline{A} \cdot \overline{B} \cdot C \cdot D} = 0$ when $\overline{A} \cdot \overline{B} \cdot C \cdot D = 1$

$\overline{A} \cdot \overline{B} \cdot C \cdot D = 1$ when all literals are one. That is $\overline{A} = 1$ ($A=0$), $\overline{B} = 1$ ($B=0$), $C=1$ and $D=1$

The expression output is 1 for the input conditions
 $(A=0 \text{ OR } B=1) \text{ AND } (A=0 \text{ AND } B=0 \text{ AND } C=1 \text{ AND } D=1)$
 That is, $A=0$, $B=0$, $C=1$ and $D=1$.

3. Putting the Results in Truth Table Format

| Input | | | | Output |
|----------|--------------|---|---|----------|
| A | B | C | D | F |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 1 1 | | | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |

Table 9.1 Truth Table representing function of Logic Circuit (fig. 9.1)

4. Simplification of Boolean Expression

The $\overline{\overline{A \cdot B} + \overline{\overline{A} \cdot \overline{B} \cdot C \cdot D}}$ expression can be simplified by applying Demorgan's second theorem $\overline{A + B} = \overline{A} \cdot \overline{B}$.

$$= (\overline{\overline{A \cdot B} + \overline{\overline{A} \cdot \overline{B} \cdot C \cdot D}} = \overline{\overline{A \cdot B}} \cdot \overline{\overline{\overline{A} \cdot \overline{B} \cdot C \cdot D}}$$

Apply Demorgan's first theorem to the first term and Rule 9 to the second term

$$= (\bar{A} + \bar{B}).(\bar{A}\bar{B}C.D)$$

$$= (\bar{A} + B).(\bar{A}\bar{B}C.D)$$

Using the Distributive Law

$$= (\bar{A}\bar{A}\bar{B}C.D) + \bar{A}B\bar{B}C.D$$

Applying Rule 8 to the second term

$$= \bar{A}\bar{B}C.D$$

expression =1 when all literals are one

that is $\bar{A}=1$ AND $\bar{B}=1$ AND $C=1$ AND $D=1$

or $A=0$ AND $B=0$ AND $C=1$ AND $D=1$

5. Putting the result in Truth Table format

| Input | | | | Output |
|----------|--------------|---|---|--------|
| A | B | C | D | F |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 1 1 | | | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |

Table 9.2 Truth Table representing function of simplified expression

6. Implementing Logic Circuit from Simplified Boolean expression

$$F = \bar{A}\bar{B}C.D$$

The expression F represents a product term having four literals. Product term is implemented using AND gates. Since, the product has four literals therefore a 4-input AND gate is used.

The literals \bar{A} and \bar{B} are implemented using NOT gates.




Figure 9.2 Simplified Logic Circuit

Example 2

1. Finding the Boolean Expression




Figure 9.3 Logic Circuit represented by Boolean expression $(\bar{A}.B.\bar{C}).(\bar{C}+D)$

The circuit can be represented by a Boolean Expression. Starting from the left hand side

- Output of NOT gate 1 is \bar{A}
- Output of NOT gate 2 is \bar{C}
- Output of three input AND gate 4 is $\bar{A}.B.\bar{C}$ (product of \bar{A} , B and \bar{C})
- Output of two input OR gate 5 is $\bar{C} + D$ (sum of \bar{C} and D)
- Output of NAND gate 6 is $(\bar{A}.B.\bar{C}).(\bar{C}+D)$ NOT(product of $\bar{A}.B.\bar{C}$ and $\bar{C} + D$)

2. Evaluating the Expression

Considering that $X = \bar{A}.B.\bar{C}$ and $Y = \bar{C} + D$. The expression $(\bar{A}.B.\bar{C}).(\bar{C}+D)$ can be represented by $\bar{X}.Y$.

The output of the logic circuit is 1 when $X=0$ or $Y=0$

- $X=0$ NAND $Y=0$ Output = 1
- $X=0$ NAND $Y=1$ Output = 1
- $X=1$ NAND $Y=0$ Output = 1
- $X=1$ NAND $Y=1$ Output = 0

$X = \bar{A}.B.\bar{C} = 0$ when any literal is zero. That is, $\bar{A} = 0$ ($A=1$) or $B = 0$ or $\bar{C} = 0$ ($C=1$)

$Y = \bar{C} + D = 0$ when both literals are zero. That is $\bar{C} = 0$ ($C=1$) and $D=0$

The expression output is 1 for the input conditions $(A=1$ OR $B=0$ OR $C=1)$ OR $(C=1$ AND $D=0)$

3. Putting the Results in Truth Table Format

| Input | | | | Output |
|-------|-------|-----|---|--------|
| A | B | C | D | F |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 0 | | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 1 0 | | | 1 |
| 1 | 0 1 | | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Table 9.2 Truth Table representing function of Logic Circuit (fig. 9.3)

The truth table shows that the variable D has no effect on the output of the circuit. The truth table reduces to a three variable truth table. Table 9.3

4. Simplification of Boolean Expression

The $\overline{(A.B.C).(C+D)}$ expression can be simplified by applying Demorgan's first theorem $\overline{A.B} = \overline{A} + \overline{B}$.

$$= \overline{\overline{(A.B.C).(C+D)}} = \overline{\overline{(A.B.C)}} + \overline{\overline{(C+D)}}$$

| Input | | | Output |
|-------|---|---|--------|
| A | B | C | F |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

Table 9.3 Alternate Truth Table representing function of Logic Circuit (fig. 9.3)

Apply Demorgan's first and second theorems to the first and second terms respectively

$$= (\overline{\overline{A}} + \overline{\overline{B}} + \overline{\overline{C}}) + (\overline{\overline{C}} \cdot \overline{\overline{D}})$$

Applying Rule 9

$$= (A + \overline{B} + C) + (C \cdot \overline{D})$$

$$= A + \overline{B} + C(1 + \overline{D})$$

$$= A + \overline{B} + C$$

expression =1 when any one literal is one

that is A=1 OR \overline{B} =1 OR C=1

or A=1 OR B=0 OR C=1

5. Putting the result in Truth Table format

| Input | | | Output |
|-------|---|---|--------|
| A | B | C | F |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

Table 9.4 Truth Table representing function of simplified expression

6. Implementing Logic Circuit from Simplified Boolean expression

$$F = A + \overline{B} + C$$

The expression F represents a sum term having three literals. Sum term is implemented using OR gates. Since, the sum has three literals therefore a 3-input OR gate is used. The literal \overline{B} is implemented using NOT gate.




Figure 9.4 Simplified Logic Circuit

Standard SOP form

A standard SOP form has product terms that have all the variables in the domain of the expression. The SOP expression $\overline{A}C + BC$ is not a standard SOP as the domain of the expression has variables A, B and C.

A non-standard SOP is converted into a standard SOP by using the rule $A + \bar{A} = 1$

$$\begin{aligned} & AC + BC \\ &= AC(B + \bar{B}) + (A + \bar{A})BC \\ &= ABC + \bar{A}BC + ABC + A\bar{B}C \\ &= ABC + \bar{A}BC + A\bar{B}C \end{aligned}$$

Standard POS form

A standard POS form has sum terms that have all the variables in the domain of the expression. The POS expression $(A + \bar{B} + C)(A + B + \bar{D})(A + \bar{B} + \bar{C} + D)$ is not a standard POS as the domain of the expression has variables A, B, C and D.

A non-standard POS is converted into a standard POS by using the rule $AA = A$

$$\begin{aligned} & (A + \bar{B} + C)(A + B + \bar{D})(A + \bar{B} + \bar{C} + D) \\ &= (A + \bar{B} + C + D)(A + \bar{B} + C + D)(A + B + \bar{C} + \bar{D})(A + B + C + \bar{D})(A + \bar{B} + \bar{C} + D) \end{aligned}$$

Converting to Standard SOP and POS forms

There are several reasons for converting SOP and POS forms into standard SOP and POS forms respectively.

Any logic circuit can be implemented by using either the SOP, AND-OR combination of gates or POS, OR-AND combination of gates. It is very simple to convert from standard SOP to standard POS or vice versa. This helps in selecting an implementation that requires the minimum number of gates. Secondly, the simplification of general Boolean expression by applying the laws, rules and theorems does not always result in the simplest form as the ability to apply all the rules depends on one's experience and knowledge of all the rules.

A simpler mapping method uses Karnaugh maps to simplify general expressions. Mapping of all the terms in a SOP form expression and the sum terms in a POS form can be easily done if standard forms of SOP and POS expressions are used. Karnaugh maps will be discussed later in the chapter.

Lastly, the PLDs are implemented having a general purpose structure based on AND-OR arrays. A function represented by an expression in Standard SOP form can be readily programmed.

Minterms and Maxterms

The Product terms in the Standard SOP form are known as Minterms and the Sum terms in the Standard POS form are known as Maxterms.

| A | B | C | Minterms | Maxterms |
|---|---|---|---------------------------|-------------------|
| 0 | 0 | 0 | $\bar{A}.\bar{B}.\bar{C}$ | $A + B + C$ |
| 0 | 0 | 1 | $\bar{A}.\bar{B}.C$ | $A + B + \bar{C}$ |
| 0 | 1 | 0 | $\bar{A}.B.\bar{C}$ | $A + \bar{B} + C$ |

| | | | | |
|---|---|---|---------------------|-------------------------------|
| 0 | 1 | 1 | $\bar{A}.B.C$ | $A + \bar{B} + \bar{C}$ |
| 1 | 0 | 0 | $A.\bar{B}.\bar{C}$ | $\bar{A} + B + C$ |
| 1 | 0 | 1 | $A.B.C$ | $\bar{A} + B + \bar{C}$ |
| 1 | 1 | 0 | $A.B.\bar{C}$ | $\bar{A} + \bar{B} + C$ |
| 1 | 1 | 1 | $A.B.C$ | $\bar{A} + \bar{B} + \bar{C}$ |

Table 9.5 Table of Minterms and Maxterms

Binary representation of a standard Product term or Minterm

A standard product term is equal to one for only one combination of variable values. For all other variable values the standard product term is equal to zero.

For the expression $ABC + \bar{A}\bar{B}\bar{C} + \bar{A}BC$

$ABC = 1$ if $A=1, B=1$ and $C=0$

$\bar{A}\bar{B}\bar{C} = 1$ if $A=1, B=0$ and $C=0$

$\bar{A}BC = 1$ if $A=0, B=1$ and $C=0$

An SOP expression is equal to 1 when one or more product terms in the expression are equal to 1.

Binary representation of a standard Sum term or Maxterm

A standard sum term is equal to zero for only one combination of variable values. For all other variable values the standard sum term is equal to one.

For the expression

$(A + \bar{B} + C + \bar{D})(A + \bar{B} + C + D)(A + B + \bar{C} + \bar{D})(A + B + C + \bar{D})(A + \bar{B} + \bar{C} + D)$

$(A + B + C + D) = 0$ if $A=0, B=1, C=0$ and $D=1$

$(A + \bar{B} + C + D) = 0$ if $A=0, B=1, C=0$ and $D=0$

$(A + B + \bar{C} + \bar{D}) = 0$ if $A=0, B=0, C=1$ and $D=1$

$(A + B + C + \bar{D}) = 0$ if $A=0, B=0, C=0$ and $D=1$

$(A + \bar{B} + \bar{C} + D) = 0$ if $A=0, B=1, C=1$ and $D=0$

A POS expression is equal to 0 when one or more product terms in the expression are equal to 0.

Converting Standard SOP into Standard POS

The binary values of the product terms in a given standard SOP expression are not present in the equivalent standard POS expression. Also, the binary values that are not represented in the SOP expression are present in the equivalent POS expression.

$\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC$ has the binary values 000, 010, 011, 101 and 111

Canonical Sum = $\sum_{A,B,C} (0,2,3,5,7) = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC$

The missing binary values are 001, 100 and 110.

The POS expression is $(A + B + C)(A + B + \bar{C})(A + \bar{B} + C)$

Canonical Product = $\prod_{A,B,C}(1,4,6)$

Verifying POS expression is equivalent to SOP expression

$$\begin{aligned} & (A + B + \bar{C})(\bar{A} + B + C)(\bar{A} + \bar{B} + C) \\ &= (A.\bar{A} + A.B + A.C + \bar{A}.B + B.B + B.C + \bar{A}.\bar{C} + B.\bar{C} + C.\bar{C}).(\bar{A} + \bar{B} + C) \\ &= (A.B + A.C + \bar{A}.B + B + B.C + \bar{A}.\bar{C} + B.\bar{C}).(\bar{A} + \bar{B} + C) \\ &= (A.C + B + \bar{A}.\bar{C}).(\bar{A} + \bar{B} + C) \\ &= A.\bar{A}.\bar{C} + A.B.\bar{C} + A.C.C + \bar{A}.\bar{B} + B.\bar{B} + B.C + \bar{A}.\bar{A}.\bar{C} + \bar{A}.B.\bar{C} + A.C.C \\ &= A.\bar{B}.\bar{C} + A.C + \bar{A}.\bar{B} + B.C + \bar{A}.\bar{C} + A.B.\bar{C} \\ \text{Converting into standard SOP} \\ &= A.\bar{B}.\bar{C} + A.C(B + \bar{B}) + \bar{A}.B(C + \bar{C}) + B.C(A + \bar{A}) + \bar{A}.\bar{C}(B + \bar{B}) + \bar{A}.B.\bar{C} \\ &= A.\bar{B}.\bar{C} + A.B.\bar{C} + A.B.C + \bar{A}.\bar{B}.\bar{C} + \bar{A}.B.\bar{C} + A.B.C + \bar{A}.\bar{B}.\bar{C} + \bar{A}.B.\bar{C} + \bar{A}.B.\bar{C} \\ \text{Simplifies to} \\ &= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}C + ABC \\ \text{Therefore } \Sigma(0,2,3,5,7) &= \prod(1,4,6) \end{aligned}$$

Boolean Expressions and Truth Tables

All standard Boolean expressions can be easily converted into truth table format using binary values for each term in the expression. Standard SOP or POS expressions can also be determined from a truth table.

Converting SOP expression to Truth Table format

A truth table is a list of possible input variable combinations and their corresponding output values. An SOP expression having a domain of 2 variables will have a truth table having 4 combinations of inputs and corresponding output values.

To convert an SOP expression in a Truth table format, a truth table having input combinations proportional to the domain of variables in the SOP expression is written. Next the SOP expression is written in a standard SOP form. In the last step all the sum terms present in the standard SOP expression are marked as 1 in the output.

$AB + BC$ has a domain of three variables thus a truth table having 8 input and output combinations is required. The SOP expression is converted into standard SOP expression $AB(C + \bar{C}) + BC(A + \bar{A}) = ABC + ABC + ABC + ABC = ABC + ABC + ABC + ABC$
Marking the outputs in the truth table as 1 for sum terms that are present in the standard SOP.

| Input | | | Output |
|-------|---|---|--------|
| A | B | C | F |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |

| | | | |
|---|---|---|---|
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

Table 9.6 Mapping SOP expression to Truth Table

Canonical Sum $F = \sum_{A,B,C}(3,4,5,7) = \bar{A}.B.C + A.\bar{B}.\bar{C} + A.\bar{B}.C + A.B.C$

Converting POS expression to Truth Table format

An POS expression having a domain of 2 variables will have a truth table having 4 combinations of inputs and corresponding output values. To convert a POS expression in a Truth table format, a truth table having input combinations proportional to the domain of variables in the POS expression is written. Next the POS expression is written in a standard POS form. In the last step all the product terms present in the standard POS expression are marked as 0 in the output.

$(A + B)(B + C)$ has a domain of three variables thus a truth table having 8 input and output combinations is required. The POS expression is converted into standard POS expression

$$(A + \bar{B} + \bar{C})(A + B + \bar{C}) = (A + \bar{B} + C)(A + \bar{B} + \bar{C})(A + B + \bar{C})(\bar{A} + B + \bar{C})$$

Marking the outputs in the truth table as 0 for product terms that are present in the standard POS

| Input | | | Output |
|-------|---|---|--------|
| A | B | C | F |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

Table 9.7 Mapping POS expression to Truth Table

Canonical Product $F = \prod_{A,B,C}(1,2,3,5) = (A + B + \bar{C})(A + \bar{B} + C)(A + \bar{B} + \bar{C})(\bar{A} + B + \bar{C})$

KARNAUGH MAP & BOOLEAN EXPRESSION SIMPLIFICATION

Simplifying Boolean Expressions using the laws, rules and theorems do not guarantee the simplest form of expression as sometimes simplification of certain terms is not so obvious or the person doesn't have the necessary experience in applying the laws and rules. The Karnaugh Map provides a systematic method for simplifying Boolean expressions.

A Karnaugh Map is organized in the form of an array. Adjacent cells of the array can be grouped together to result in simplification of a given expression. Karnaugh Maps can be used to simplify expressions of 2, 3, 4 and 5 variables.

The 3-variable Karnaugh Map

| ABC | 0 | 1 |
|-----|---|---|
| 00 | 0 | 1 |
| 01 | 2 | 3 |
| 11 | 6 | 7 |
| 10 | 4 | 5 |

| A\BC | 00 | 01 | 11 | 10 |
|------|----|----|----|----|
| 0 | 0 | 1 | 3 | 2 |
| 1 | 4 | 5 | 7 | 6 |

Figure 10.1 Column and Row based 3-variable Karnaugh Maps

- A 3-variable K-Map has an array of 8 cells. The 8 cells can be arranged in 2 columns and 4 rows representing the column form of the Karnaugh Map.
- Alternately, the 8 cells can be organized in 2 rows and 4 columns representing the row form of the Karnaugh map.
- Any of the two forms of the Karnaugh Map can be used to simplify Boolean expressions. The simplified expressions using either of the two K-maps are identical.
- Considering first the column based 3-variable Karnaugh map. The binary values 00, 01, 11 and 10 in the left most column of the K-map represent the binary values of variables A and B. The binary values 0 and 1 in the top row of the K-map represent the binary values of variable C.
- The 3-variable K-Map based on the row representation is considered next. The binary values 0 and 1 in the left most column of the K-map represent the binary values of variable A. The binary values 00, 01, 11 and 10 in the top row of the K-map represent the binary values of variables B and C.
- The numbers in the cells represent the Minterms or Maxterms of an expression that is to be represented using the K-map. The cell marked 0 for example, represents the minterm 0 or the maxterm 0 having binary value of variables A, B and C equal to 000. Similarly cell marked 5 represents the minterm 5 or the maxterm 5 having binary values of variables A, B and C equal to 101.

The 4-variable Karnaugh Map

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 1 | 3 | 2 |
| 01 | 4 | 5 | 7 | 6 |
| 11 | 12 | 13 | 15 | 14 |
| 10 | 8 | 9 | 11 | 10 |

Figure 10.2 4-variable Karnaugh Map

- A 4-variable K-Map has an array of 16 cells
- The numbers in the cells represent the Minterms and Maxterms of an expression that is to be represented using the K-map.
- The 4-variable K-Map has a square format with four rows and four columns of cells.
- The binary values 00, 01, 11 and 10 in the left most column of the K-map represent the binary values of variables A and B. The binary values 00, 01, 11 and 10 in the top row of the K-map represents the binary values of variables C and D
- The 16 cells marked with numbers 0 to 15 represent the cells 0 to 15 corresponding to the minterms 0 to 15 or the maxterms 0 to 15 in a 4 variable Boolean expression.
- The cell marked 6 for example, represents the minterm 6 or the maxterm 6 having binary value of variables A, B, C and D equal to 0110. Similarly cell marked 13 represents the minterm 13 or the maxterm 13 having binary values of variables A, B, C and D equal to 1101.

Grouping and Adjacent Cells

Karnaugh Map Array is considered to be wrapped around were all sides are adjacent to each other. Groups of 2, 4, 8, 16, 32 etc. adjacent cells are formed. Adjacent cells can be

- row wise
- column wise
- four corner cells
- row-column groups of 4, 8, 16, 32 etc

Groups are formed on the basis of 1s (Minterms) or 0s (maxterms). A group is selected to have maximum number of cells of Minterms or Maxterms, keeping in view that the size of the group should be a power of 2. The idea is to form minimal number of largest groups that uniquely cover all the cells, thereby ensuring that all minterms or maxterms are included.

Mapping a standard SOP Expression

The first step in simplification of Boolean expressions is to map the expressions to the Karnaugh maps. For a Standard SOP expression, a 1 is placed in the cell corresponding to the product term (Minterm) present in the expression. The cells that are not filled with 1s have 0s.

The Standard SOP expression having a Domain of three variables $\overline{A}BC + A\overline{B}C + \overline{A}B\overline{C}$ is mapped to a 3-Variable Karnaugh Map. The product terms or the Minterms are 2, 4 and 6. The expression is mapped on a K-Map by placing a 1 at Minterm cells 2, 4 and 6 and placing 0 at remaining cells.

| AB\C | 0 | 1 |
|------|---|---|
| 00 | 0 | 0 |
| 01 | 1 | 0 |
| 11 | 1 | 0 |
| 10 | 1 | 0 |

| A\BC | 00 | 01 | 11 | 10 |
|------|----|----|----|----|
| 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |

Figure 10.3 Mapping the expression $\overline{A}BC + A\overline{B}C + \overline{A}B\overline{C}$ to a 3-variable K-Map

The Standard SOP expression having a domain of four variables $\overline{A}B\overline{C}D + \overline{A}B\overline{C}D + \overline{A}B\overline{C}D + \overline{A}B\overline{C}D + \overline{A}B\overline{C}D + \overline{A}B\overline{C}D + \overline{A}B\overline{C}D$ is mapped to a 4-variable Karnaugh Map. The product terms or the Minterms are 1, 4, 5, 6, 8, 13 and 14. The

expression is mapped on a K-Map by placing a 1 at Minterm cells 1, 4, 5, 6, 8, 13 and 14 and placing 0 at remaining cells.

| ABCD | 00 | 01 | 11 | 10 |
|------|----|----|----|----|
| 00 | 0 | 1 | 0 | 0 |
| 01 | 1 | 1 | 0 | 1 |
| 11 | 0 | 1 | 0 | 1 |
| 10 | 1 | 0 | 0 | 0 |

Figure 10.4 Mapping the 7 term SOP expression to a 4-variable K-Map

Mapping a non-standard SOP Expression

In many practical cases, SOP expressions are not in a standard format. To map them to K-maps they have to be either converted into Standard SOP expressions or they can be directly mapped.

Example 1

The expression $A + BC$ is a non-standard SOP expression having a domain of 3 variables. If the expression is converted into a standard SOP expression then there will be four product terms having the variable A. Similarly, there would be two product terms having the variable combination BC . Two of the product terms ABC are identical. The expression $A + BC$ can be directly mapped to a K-map without first converting the expression to the standard form.

The term A is mapped first. A '1' is marked in cells where the variable A is present.

| ABC | 0 | 1 |
|-----|---|---|
| 00 | | |
| 01 | | |
| 11 | 1 | 1 |
| 10 | 1 | 1 |

| A\BC | 00 | 01 | 11 | 10 |
|------|----|----|----|----|
| 0 | | | | |
| 1 | 1 | 1 | 1 | 1 |

Figure 10.5 Mapping the expression A to a 3-variable K-Map

Consider the mapping of the term BC . A '1' is marked in cells where the variable BC is present. The cells are marked with 1. One of the cells ABC has already been marked when mapping the terms containing variable A.

| ABC | 0 | 1 |
|-----|---|---|
| 00 | 0 | 0 |
| 01 | 1 | 0 |
| 11 | 1 | 1 |
| 10 | 1 | 1 |

| A\BC | 00 | 01 | 11 | 10 |
|------|----|----|----|----|
| 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Figure 10.6 Mapping the expression BC to a 3-variable K-Map

The K-map shows that if the non-standard SOP expression $A + \overline{BC}$ is converted into a standard SOP expression it would have five product terms as represented by the K-map cells.

Example 2

The expression $\overline{A} + \overline{C}$ is a non-Standard SOP expression having a domain of 3 variables. It is mapped directly to a 3-variable K-map. The term \overline{A} is mapped first by marking cells having \overline{A} with '1'.

| AB\C | 0 | 1 |
|------|---|---|
| 00 | 1 | 1 |
| 01 | 1 | 1 |
| 11 | 0 | 0 |
| 10 | 0 | 0 |

| A\BC | 00 | 01 | 11 | 10 |
|------|----|----|----|----|
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |

Figure 10.7 Mapping the expression \overline{A} to a 3-variable K-Map

The term \overline{C} is mapped next. A '1' is marked in cells where the term \overline{C} is present.

| AB\C | 0 | 1 |
|------|---|---|
| 00 | 1 | 1 |
| 01 | 1 | 1 |
| 11 | 1 | 0 |
| 10 | 1 | 0 |

| A\BC | 00 | 01 | 11 | 10 |
|------|----|----|----|----|
| 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |

Figure 10.8 Mapping the expression \overline{C} to a 3-variable K-Map

Mapping of non-standard SOP expressions having a domain of 4 variables is similar. Consider the expression $D + \overline{AC} + BC$. The terms D , \overline{AC} and BC are mapped one after the other by marking cells with '1's where these terms are present.

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 1 | 1 | 0 |
| 01 | 0 | 1 | 1 | 0 |
| 11 | 0 | 1 | 1 | 0 |
| 10 | 0 | 1 | 1 | 0 |

Figure 10.9a Mapping the expression D to a 4-variable K-Map

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 1 | 1 | 0 |
| 01 | 0 | 1 | 1 | 0 |
| 11 | 1 | 1 | 1 | 0 |
| 10 | 1 | 1 | 1 | 0 |

Figure 10.9b Mapping the expression \overline{AC} to a 4-variable K-Map

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 1 | 1 | 0 |
| 01 | 0 | 1 | 1 | 1 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 1 | 1 | 1 | 0 |

Figure 10.9c Mapping the expression BC to a 4-variable K-Map

Simplification of SOP expressions using the Karnaugh Map

SOP expressions can be very easily simplified using the K-Map method. In the first step of the simplification process, the SOP expression is mapped on the K-map. In the next step, groups of 1s are formed starting with the largest group of 1s. The group should be of size 2, 4, 8, 16 etc. having adjacent 1s. Multiple (unique) groups of 1s are formed. All the groups formed can either be separate groups or they could share common 1s each having at least a single 1 that is not common to any other group. A single 1 that is not adjacent to any other 1 is considered as a group having only a single cell.

In the next step minimal product terms are determined. Each group, including a group having a single cell, represents a product term having variables that occur in only one form either complemented or un-complemented.

A 3-variable K-map yields

- A product term of three variables for a group of 1 cell
- A product term of two variables for a group of 2 cell
- A product term of one variable for a group of 4 cell
- A group of 8 cells yields a value of 1 for the expression.

A 4-variable K-map yields

- A product term of four variables for a group of 1 cell
- A product term of three variables for a group of 2 cell
- A product term of two variables for a group of 4 cell
- A product term of one variable for a group of 8 cell
- A group of 16 cells yields a value of 1 for the expression.

Example 1 & 2

| AB\C | 0 | 1 |
|------|---|---|
| 00 | 0 | 1 |
| 01 | 1 | 0 |
| 11 | 1 | 1 |
| 10 | 0 | 1 |

| A\BC | 00 | 01 | 11 | 10 |
|------|----|----|----|----|
| 0 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |

Figure 10.10 Simplification of SOP expression using a 3-variable K-Map

An SOP expression having 5 minterms is mapped to a 3-variable column based K-map. Three groups of two cells each are formed.

- The first group of 1s comprising of cells 2 and 6 forms the product term $\overline{B}C$
- The second group of 1s comprising of cells 5 and 7 forms the product term $\overline{A}C$
- The third group of 1s comprising of cells 1 and 5 forms the product term $\overline{B}C$

The five term SOP expression simplifies to a 3 term SOP expression $B.C + A.C + \overline{B}.C$

An SOP expression having 4 minterms is mapped to a 3-variable row based K-map. Two groups of 2 cells each and a third group of single cell are formed.

- The single cell group comprising of cell 4 forms the product term $\overline{A}\overline{B}C$
- The second group of 1s comprising of cells 1 and 3 forms the product term $\overline{A}C$
- The third group of 1s comprising of cells 2 and 3 forms the product term $\overline{A}B$

The four term SOP simplifies to a 3 term SOP expression $A.B.C + A.C + A.B$

Example 3 & 4

| AB\C | 0 | 1 |
|------|---|---|
| 00 | 0 | 0 |
| 01 | 1 | 1 |
| 11 | 1 | 1 |
| 10 | 0 | 1 |

| A\BC | 00 | 01 | 11 | 10 |
|------|----|----|----|----|
| 0 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 |

Figure 10.11 Simplification of SOP expression using a 3-variable K-Map

An SOP expression having 5 minterms is mapped to a 3-variable column based K-map. One group of 4 cells and another group of 2 cell are formed.

- The first group of 1s comprising of cells 2, 3, 6 and 7 forms the product term B
- The second group of 1s comprising of cells 5 and 7 forms the product term AC

The five term SOP simplifies to a 2 term SOP expression $B + AC$

An SOP expression having 5 minterms is mapped to a 3-variable row based K-map. Three groups of 2 cells each are formed.

- The first group of 1s comprising of cell 4 and 5 forms the product term $A.\overline{B}$
- The second group of 1s comprising of cells 3 and 7 forms the product term $\overline{B}.C$
- The third group of 1s comprising of cells 2 and 3 forms the product term $\overline{A}.B$

The five term SOP simplifies to a 3 term SOP expression $A.B + \overline{B}.C + A.\overline{B}$

Example 5

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 1 | 1 | 0 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 1 | 1 | 1 | 0 |

Figure 10.12 Simplification of SOP expression using a 4-variable K-Map

An SOP expression having 11 minterms is mapped to a 4-variable based K-map. Three groups of 4 cells each are formed.

- The first group of 1s comprising of cells 8, 9, 12 and 13 forms the product term $A\bar{C}$
- The second group of 1s comprising of cells 1, 3, 9 and 11 forms the product term $\bar{B}D$
- The third group of 1s comprising of cells 6, 7, 14 and 15 forms the product term $B.C$

The eleven term SOP expression has simplified to a 3 term expression $A\bar{C} + \bar{B}D + B.C$

Example 6

An SOP expression having 8 minterms is mapped to a 4-variable based K-map. One group of two cells and two groups of four cells are formed.

- The first group of 1s comprising of cells 8 and 12 forms the product term $A.C\bar{D}$
- The second group of 1s comprising of cells 3, 7, 11 and 15 forms the product term $C.D$
- The third group of 1s comprising of cells 6, 7, 14 and 15 forms the product term $B.C$

The eight term SOP expression has simplified to a 3 term expression $A.C\bar{D} + C.D + B.C$

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 0 | 1 | 0 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 1 | 0 | 1 | 1 |
| 10 | 1 | 0 | 1 | 0 |

Figure 10.13 Simplification of SOP expression using a 4-variable K-Map

Example 7

An SOP expression having 9 minterms is mapped to a 4-variable based K-map. Two group of two cells and two groups of four cells are formed.

- The first group of 1s comprising of corner cells 0, 2, 8 and 10 forms the product term $\bar{B}\bar{D}$
- The second group of 1s comprising of cells 2, 3, 10 and 11 forms the product term $\bar{B}.C$
- The third group of 1s comprising of cells 13 and 15 forms the product term $A.B.D$
- The fourth group of 1s comprising of cells 2 and 6 forms the product term $\bar{A}.C\bar{D}$

The nine term SOP expression has simplified to a 4 term SOP expression $\bar{B}\bar{D} + \bar{B}.C + A.B.D + \bar{A}.C\bar{D}$

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 1 | 0 | 1 | 1 |
| 01 | 0 | 0 | 0 | 1 |
| 11 | | 1 | | 0 |
| 10 | 1 | 0 | 1 | 1 |

Figure 10.14 Simplification of SOP expression using a 4-variable K-Map

Mapping Directly from Function Table

Practically, when a digital circuit is to be implemented to perform some operation, its function is first defined using a function table. The information in the function table is directly

mapped to a K-map of appropriate variables which is then simplified. The simplified expression obtained from the K-map is directly implemented using logic Gates.

Consider a logical circuit that accepts 4-bit binary numbers representing decimal numbers 0 to 15. The circuit checks the four bit binary equivalent of the decimal number. If the number is odd and it is a prime number the function outputs a one. Before designing the logic circuit a function table is implemented with all the input output combinations. The function table for the odd prime number checker is shown. Table 10.1 The output is a 1 for inputs 1, 3, 5, 7, 11 and 13.

| Input | | | | Output | Input | | | | Output |
|-------|---|---|---|--------|-------|---|---|---|--------|
| A | B | C | D | F | A | B | C | D | F |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |

Table 10.1 Function Table for Odd-Prime Checker Circuit

The 4 variable Function Table, Table 10.1 can be directly mapped to a 4 variable K-map by marking the K-map cells with 1s corresponding to the minterms marked as 1s in the function table. Figure 10.14. Simplifying the expression using the K-map results in $\bar{A}.D + B.\bar{C}.D + \bar{B}.C.D$. The expression can be directly implemented using logic gates.

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 1 | 1 | 0 |
| 01 | 0 | 1 | 1 | 0 |
| 11 | 0 | 1 | 0 | 0 |
| 10 | 0 | 0 | 1 | 0 |

Figure 10.14 Simplification of expression using a 4-variable K-Map

Don't care Conditions

Function Tables represent the function by listing all the possible inputs and marking the corresponding outputs with 1s and 0s. Thus a circuit having four inputs can be described by a 4-variable function table having 16 possible input combinations. For each of the 16 possible input conditions the corresponding output bits are marked as 1s and 0s depending upon the minterms or maxterms. It is however, possible that out of the 16 possible input combinations, three input combinations never occur. Since these three input combinations never occur so should their corresponding outputs be marked as 0s or 1s? Since these inputs never care therefore we don't need to worry about the output of these input states. They are considered to be don't care conditions.

Don't care conditions are marked as x in the output column of the function table corresponding to the don't care conditions. When the function table is mapped to the

corresponding K-map, the don't care conditions are marked as x. However during the grouping process for simplification of the SOP expression the x outputs can be considered as 0 or 1. By assigning a 0 or 1 to the cells marked with x, the final expression can be significantly simplified.

Reconsider the last example of the Odd-Prime Number checker circuit. Assuming that only the first ten input (0 to 9) states can occur and the last 6 inputs never occur. The function table for the conditions that never occur is shown. Table 10.2

| Input | | | | Output | Input | | | | Output |
|-------|---|---|---|--------|-------|---|---|---|--------|
| A | B | C | D | F | A | B | C | D | F |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | x |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | x |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | x |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | x |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | x |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | x |

The function table can be directly mapped to a 4 variable K-map. Figure 10.15. The cells marked with x are considered to be 0s. Thus the function expression is simplified to $\bar{A}.D$

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 1 | 1 | 0 |
| 01 | 0 | 1 | 1 | 0 |
| 11 | x | x | x | x |
| 10 | 0 | 0 | x | x |

Figure 10.15 Simplification of expression with Don't care states

If the Odd-Parity Checker Circuit checks for numbers between 0 and 8, and states 9 to 15 never occur then the Boolean expression representing the function reduces to a single literal D Figure 10.16. The cells 9, 10, 11, 13, 14 and 15 marked as 'x' as they represent the don't care states are considered as 1's to form a group of 8 cells. Remaining cells marked with 'x' are considered as 0's and are not involved in grouping.

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 1 | 1 | 0 |
| 01 | 0 | 1 | 1 | 0 |
| 11 | x | x | x | x |
| 10 | 0 | x | x | x |

Figure 10.16 Simplification of expression with Don't care states

Consider the K-map considered earlier in Example 6. Figure 10.13. Assume that the input conditions $\bar{A}.B.C.D$, $\bar{A}.B.C.\bar{D}$ and $A.\bar{B}.C.D$ never occur so they are marked as x in the K-

map cells corresponding to the minterms that never occur. Redefining the groups using x as 0 or 1 results in a simpler expression $C + A.D$ instead of $A.B.C + C.D + B.C$. Figure 10.17.

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | x | 1 | x |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 1 | 0 | 1 | 1 |
| 10 | 1 | 0 | 1 | x |

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | x | 1 | x |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 1 | 0 | 1 | 1 |
| 10 | 1 | 0 | 1 | x |

Figure 10.17

Simplified expression by incorporating the don't care states

CStudy With Amir

KARNAUGH MAP & BOOLEAN EXPRESSION SIMPLIFICATION

Mapping a Standard POS Expression

For a Standard POS expression, a 0 is placed in the cell corresponding to the product term (maxterm) present in the expression. The cells not filled with 0s have 1s. The Standard POS expression having a Domain of three variables $(A + B + C).(A + \bar{B} + C).(A + B + \bar{C}).(A + \bar{B} + \bar{C})$ uses a 3-Variable Karnaugh Map. The sum terms or the Maxterms are 1, 2, 5 and 7. The expression can be represented by a K-Map by placing a 0 at Maxterm locations 1, 2, 5 and 7 and placing 1 at remaining places. Any of the two K-maps can be used. Figure 11.1.

| AB\C | 0 | 1 |
|------|---|---|
| 00 | 1 | 0 |
| 01 | 0 | 1 |
| 11 | 1 | 0 |
| 10 | 1 | 0 |

| A\BC | 00 | 01 | 11 | 10 |
|------|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |

Figure 11.1

Mapping a Standard POS expression

Karnaugh Map simplification of POS expressions

POS expressions can be easily simplified by use of the K-Map in a manner similar to the method adopted for simplifying SOP expressions. After the POS expression is mapped on the K-map, groups of 0s are marked instead of 1s based on the rules for forming groups used for simplifying SOP.

In the next step minimal sum terms are determined. Each group, including a group having a single cell, represents a sum term having variables that occur in only one form either complemented or un-complemented.

A 3-variable K-map yields

- A sum term of three variables for a group of 1 cell
- A sum term of two variables for a group of 2 cell
- A sum term of one variable for a group of 4 cell
- A group of 8 cells yields a value of 0 for the expression.

A 4-variable K-map yields

- A sum term of four variables for a group of 1 cell
- A sum term of three variables for a group of 2 cell
- A sum term of two variables for a group of 4 cell
- A sum term of one variable for a group of 8 cell
- A group of 16 cells yields a value of 0 for the expression.

Example 1 & 2

| AB\C | 0 | 1 |
|------|---|---|
| 00 | 0 | 1 |
| 01 | 1 | 0 |
| 11 | 1 | 1 |
| 10 | 0 | 1 |

| A\BC | 00 | 01 | 11 | 10 |
|------|----|----|----|----|
| 0 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |

Figure 11.2 Simplification of POS expression using a 3-variable K-Map

A POS expression having 3 Maxterms is mapped to a 3-variable column based K-map. A single group of two cells and a group of one cell are formed.

- The first group of 0s comprising of cells 0 and 4 forms the sum term $(B + C)$
- The second group comprising of cell 3 forms the sum term $(A + \bar{B} + \bar{C})$

The three term POS expression simplifies to a 2 term POS expression $(B + C).(A + \bar{B} + \bar{C})$.

A POS expression having 4 Maxterms is mapped to a 3-variable column based K-map. Two groups of 2 cells each and a third group of single cell are formed.

- The single cell group comprising of cell 0 forms the sum term $(A + B + C)$
- The second group of 0s comprising of cells 5 and 7 forms the sum term $(\bar{A} + \bar{C})$
- The third group of 0s comprising of cells 6 and 7 forms the sum term $(\bar{A} + \bar{B})$

The four term POS expression simplifies to a 3 term POS expression $(A + B + C).(\bar{A} + \bar{C}).(\bar{A} + \bar{B})$.

Example 3 & 4

| AB\C | 0 | 1 |
|------|---|---|
| 00 | 0 | 0 |
| 01 | 1 | 1 |
| 11 | 1 | 1 |
| 10 | 0 | 1 |

| A\BC | 00 | 01 | 11 | 10 |
|------|----|----|----|----|
| 0 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 |

Figure 11.3 Simplification of POS expression using a 3-variable K-Map

A POS expression having 3 Maxterms is mapped to a 3-variable column based K-map. Two groups of two cells are formed.

- The first group of 0s comprising of cells 0 and 1 forms the sum term $(A + B)$
- The second group of 0s comprising of cells 0 and 4 forms the sum term $(B + C)$

The three term POS expression simplifies to a 2 terms POS expression $(A + B).(B + C)$

A POS expression having 3 Maxterms is mapped to a 3-variable column based K-map. One group of 2 cells and another group of single cell are formed.

- The first group of 0s comprising of cell 0 and 1 forms the sum term $(A + B)$
- The second group comprising of cell 6 forms the sum term $(\bar{A} + \bar{B} + C)$

The three term POS expression simplifies to a 2 term POS expression $(A + B).(\bar{A} + \bar{B} + C)$

Example 5

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 1 | 1 | 0 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 1 | 1 | 1 | 0 |

Figure 11.4 Simplification of POS expression using a 4-variable K-Map

A POS expression having 5 Maxterms is mapped to a 4-variable column based K-map. Three groups of two cells are formed.

- The first group of 0s comprising of cells 4 and 5 forms the sum term $(A + \bar{B} + C)$
 - The second group of 0s comprising of cells 0 and 4 forms the sum term $(A + C + D)$
 - The third group of 0s comprising of cells 2 and 10 forms the sum term $(B + \bar{C} + D)$
- The five term POS expression has reduced to a 3 term POS expression $(A + \bar{B} + C).(A + C + D).(B + \bar{C} + D)$

Example 6

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 0 | 1 | 0 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 1 | 0 | 1 | 1 |
| 10 | 1 | 0 | 1 | 0 |

Figure 11.5 Simplification of POS expression using a 4-variable K-Map

A POS expression having 8 Maxterms is mapped to a 4-variable column based K-map. Two groups of 4 cells and one group of two cells are formed.

- The first group of 0s comprising of cells 0, 1, 4 and 5 forms the sum term $(A + C)$
 - The second group of 0s comprising of cells 1, 5, 9 and 13 forms the sum term $(C + \bar{D})$
 - The third group of 0s comprising of cells 2 and 10 forms the sum term $(B + \bar{C} + D)$
- The eight term POS expression has reduced to a 3 term POS expression $(A + C).(C + \bar{D}).(B + \bar{C} + D)$.

Example 7

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 1 | 0 | 1 | 1 |
| 01 | 0 | 0 | 0 | 1 |
| 11 | 1 | 1 | 1 | 0 |
| 10 | 1 | 0 | 1 | 1 |

Figure 11.6 Simplification of POS expression using a 4-variable K-Map

A POS expression having 6 Maxterms is mapped to a 4-variable column based K-map. Three groups of 2 cells and one group of a single cell are formed.

- The first group of 0s comprising of cells 4 and 5 forms the sum term $(A + \bar{B} + C)$
- The second group of 0s comprising of cells 5 and 7 forms the sum term $(A + \bar{B} + \bar{D})$
- The third group of 0s comprising of cells 1 and 9 forms the sum term $(B + C + \bar{D})$

- The fourth group comprising of cell 14 forms the sum term $(\bar{A} + \bar{B} + \bar{C} + D)$
- The six term POS expression has reduced to a 4 term POS expression $(A + \bar{B} + C). (A + \bar{B} + \bar{D}). (B + C + \bar{D}). (\bar{A} + \bar{B} + \bar{C} + D)$

Converting between POS and SOP using the K-map

Converting between the two forms of standard expressions is very simple. If the 1s mapped on the K-map are grouped together they form the product terms of the SOP expression. Similarly, if the 0s mapped on the K-map are grouped together they form the sum terms of the POS expression

Consider the POS expression $(A + \bar{B} + C). (A + \bar{B} + \bar{D}). (B + C + \bar{D}). (\bar{A} + \bar{B} + \bar{C} + D)$

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 1 | 0 | 1 | 1 |
| 01 | 0 | 0 | 0 | 1 |
| 11 | 1 | 1 | 1 | 0 |
| 10 | 1 | 0 | 1 | 1 |

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 1 | 0 | 1 | 1 |
| 01 | 0 | 0 | 0 | 1 |
| 11 | 1 | 1 | 1 | 0 |
| 10 | 1 | 0 | 1 | 1 |

Figure 11.7 Converting between SOP and POS using K-map

An equivalent SOP expression can be obtained by grouping the 1s together.

$$BD + BC + ABC + ABD + \bar{A}CD$$

Five-Variable Karnaugh Map

A K-map for 5 variables can be constructed by using two 4-variable K-maps. Figure 11.8. The cells 0 to 15 lie in the 4-variable map A=0 and cells 16 to 31 lie in the 4-variable map A=1.

The two, 4-variable maps are considered to be lying on top of each other. Thus a two dimensional map is formed. Rules for grouping of 0s and 1s remain unchanged. In a 2-dimensional map, the groups of adjacent 0s or 1s can also span both the maps. In a 5-variable Karnaugh map groups of 2, 4, 8, 16 and 32 can be formed.

| BC\DE | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 1 | 3 | 2 |
| 01 | 4 | 5 | 7 | 6 |
| 11 | 12 | 13 | 15 | 14 |
| 10 | 8 | 9 | 11 | 10 |

| BC\DE | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 16 | 17 | 19 | 18 |
| 01 | 20 | 21 | 23 | 22 |
| 11 | 28 | 29 | 31 | 30 |
| 10 | 24 | 25 | 27 | 26 |

Figure 11.8 5-variable Karnaugh Map using A=0 and A=1 maps

Mapping, Grouping and Simplification using 5-variable Karnaugh maps is identical to those of 3 and 4 variable Karnaugh maps.

Simplification of 5-Variable Karnaugh Map

| BC\DE | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 1 | 0 | 1 |
| 01 | 0 | 1 | 0 | 0 |
| 11 | 0 | 0 | 0 | 1 |
| 10 | 0 | 0 | 1 | 1 |

| BC\DE | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 1 | 1 | 0 | 0 |
| 01 | 1 | 1 | 0 | 0 |
| 11 | 0 | 0 | 0 | 1 |
| 10 | 0 | 1 | 1 | 1 |

Figure 11.9 5-variable Karnaugh Map Simplification

The 5-variable Karnaugh map is mapped with Minterms in plane A=0 and A=1 respectively. Consider the groups that are formed.

- Starting with A=0 map. The cells 1 and 5 form a group of two cells. These two cells along with cells 17 and 21 in map A=1 form a group of 4 cells. This group of 4 cells represents the term $B\bar{D}E$
- The cell 2 in map A=0. Cell 2 does not form a group with any adjacent cells. Therefore it is a group of single cell having the product term $ABC\bar{D}E$
- The cells 10 and 11 in map A=0. These two cells form a group of four with adjacent cells 26 and 27 in map A=1. Therefore the group of 4 cells represents the product term $B\bar{C}D$
- The cells 11 and 14 in map A=0 and cells 26 and 30 in map A=1 represent a group of 4 cells representing the product term $B\bar{D}E$

Now considering the map A=1.

- The 4 cells 16, 17, 20 and 21 represent the product term $A\bar{B}D$
- The cell 25 along with cell 27 in map A=1 represent the product term $AB\bar{C}E$


Functions having multiple outputs

In the discussions on Boolean expressions and Function Tables that represent Boolean functions it has been assumed that Logic Circuits have multiple inputs and single output. Practical Logic circuits however, have multiple inputs and multiple outputs. Circuits having a single output or multiple outputs are treated in the same manner.

Circuits having multiple outputs are represented by multiple function tables one for each output or a single function table having multiple output columns. The example of a BCD to 7-Segment Decoder circuit which has 4 inputs and 7 outputs is considered to explain functions having multiple outputs.

7-Segment Display

The 7-segment display digit is shown. Figure 11.10. 7-Segment Display is used to display the decimal numbers 0 to 9. A 7-segment display digit has 7 segments a, b, c, d, e, f and g that are turned on/off by a digital circuit depending upon the number that is to be displayed.



| Digit | Segments |
|-------|---------------------|
| 0 | a, b, c, d, e, f |
| 1 | b, c |
| 2 | a, b, d, e, g |
| 3 | a, b, c, d, g |
| 4 | b, c, f, g |
| 5 | a, c, d, f, g |
| 6 | a, c, d, e, f, g |
| 7 | a, b, c |
| 8 | a, b, c, d, e, f, g |
| 9 | a, b, c, d, f, g |

Figure 11.10 7-Segment Display

Different set of segments have to be turned on to display different digits. For example, to display the digit 3, segments a, b, c, d and g have to be turned on. To display the digit 7, segments a, b and c have to be turned on. The table indicates the segments that are turned on for each digit.

The circuit that turns on the appropriate segments to display a digit is known as a BCD to 7-Sement Decoder. The input to the BCD to 7-Segment decoder circuit is a 4-bit BCD number between 0 and 9. The seven output lines of the decoder connect to the 7 segments. Figure 11.11.




Figure 11.11 BCD to 7-Segment Decoder

To implement the decoder circuit having 4 inputs and 7 outputs, function tables have to be drawn which represent the output status of each output line for all combinations of inputs. For example, the segment a is turned on when the 4-bit input is 0, 2, 3, 5, 6, 7, 8 and 9. Similarly, the segment b is turned on for 0, 2, 3, 4, 7, 8 and 9 combinations of inputs. Thus seven expressions, one for each segment has to be determined before the decoder circuit can be implemented.

Seven function tables are required to represent the input/output combinations for each segment. The seven function tables for segments a, b, c, d, e, f and g are shown. Figure 11.12a-g. To determine the seven expressions for each of the seven outputs, seven 4-variable Karnaugh maps are used. The Karnaugh maps and the simplified expressions are shown. Figure 11.13a-g. An alternate way of representing the seven Function tables is to have a single function table with the four columns representing the 4-bit input BCD number and seven

output columns each representing one of the seven segments a, b, c, d, e, f and g respectively.

Since the 4-bit input to the decoder circuit can have 16 possible input combinations, therefore each of the seven Function tables have sixteen input combinations. However, the last 6 input combinations are don't care as these combinations never occur because the input to the circuit is a 4-bit BCD number. The don't care states help in simplifying the Boolean expressions for the seven segments.

| Input | | | | Output | Input | | | | Output |
|-------|---|---|---|--------|-------|---|---|---|--------|
| A | B | C | D | Seg. a | A | B | C | D | Seg. a |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | x |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | x |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | x |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | x |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | x |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | x |

Figure 11.12a Function Table for Segment a

| Input | | | | Output | Input | | | | Output |
|-------|---|---|---|--------|-------|---|---|---|--------|
| A | B | C | D | Seg. b | A | B | C | D | Seg. b |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | x |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | x |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | x |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | x |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | x |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | x |

Figure 11.12b Function Table for Segment b

| Input | | | | Output | Input | | | | Output |
|-------|---|---|---|--------|-------|---|---|---|--------|
| A | B | C | D | Seg. c | A | B | C | D | Seg. c |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | X |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | X |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | X |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | x |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | x |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | x |

Figure 11.12c Function Table for Segment c

| Input | | | | Output | Input | | | | Output |
|-------|---|---|---|--------|-------|---|---|---|--------|
| A | B | C | D | d | A | B | C | D | d |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | x |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | x |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | x |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | x |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | x |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | x |

Figure 11.12d Function Table for Segment d

| Input | | | | Output | Input | | | | Output |
|-------|---|---|---|--------|-------|---|---|---|--------|
| A | B | C | D | Seg. e | A | B | C | D | Seg. e |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | x |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | x |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | x |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | x |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | x |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | x |

Figure 11.12e Function Table for Segment e

| Input | | | | Output | Input | | | | Output |
|-------|---|---|---|--------|-------|---|---|---|--------|
| A | B | C | D | Seg. f | A | B | C | D | Seg. f |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | x |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | x |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | x |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | x |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | x |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | x |

Figure 11.12f Function Table for Segment f

| Input | | | | Output | Input | | | | Output |
|-------|---|---|---|--------|-------|---|---|---|--------|
| A | B | C | D | Seg. g | A | B | C | D | Seg. g |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | x |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | x |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | x |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | x |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | x |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | x |

Figure 11.12g

Function Table for Segment g

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 1 | 0 | 1 | 1 |
| 01 | 0 | 1 | 1 | 1 |
| 11 | x | x | x | x |
| 10 | 1 | 1 | x | x |

$$a = A + C + BD + \overline{BD}$$

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 1 | 1 | 1 | 1 |
| 01 | 1 | 0 | 1 | 0 |
| 11 | x | x | x | x |
| 10 | 1 | 1 | x | x |

$$b = \overline{B} + \overline{CD} + CD$$

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 1 | 1 | 1 | 0 |
| 01 | 1 | 1 | 1 | 1 |
| 11 | x | x | x | x |
| 10 | 1 | 1 | x | x |

$$c = \overline{C} + D + B$$

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 1 | 0 | 1 | 1 |
| 01 | 0 | 1 | 0 | 1 |
| 11 | x | x | x | x |
| 10 | 1 | 1 | x | x |

$$d = A + \overline{BD} + \overline{BC} + \overline{CD} + \overline{BCD}$$

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 1 | 0 | 0 | 1 |
| 01 | 0 | 0 | 0 | 1 |
| 11 | x | x | x | x |
| 10 | 1 | 0 | x | x |

$$e = \overline{BD} + \overline{CD}$$

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 1 | 0 | 0 | 0 |
| 01 | 1 | 1 | 0 | 1 |
| 11 | x | x | x | x |
| 10 | 1 | 1 | x | x |

$$f = B + \overline{CD} + \overline{BC} + \overline{BD}$$

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 0 | 1 | 1 |
| 01 | 1 | 1 | 0 | 1 |
| 11 | x | x | x | x |
| 10 | 1 | 1 | x | x |

$$g = A + \overline{BC} + \overline{CD} + \overline{BC}$$

Figure 11.13a-g Karnaugh Maps and Simplified Boolean Expressions for Display Segments a to g

CSStudy With Amir

COMPARATOR

A comparator circuit compares two numbers and sets one of its three outputs to 1 indicating the result of the comparison operation. A Comparator circuit has multiple inputs and three outputs.

A 2-bit Comparator circuit compares two 2-bit numbers A and B. The comparator circuit has three outputs. It sets the A>B output to 1 if A>B. It sets the A=B output to 1 if A=B and sets A<B output to 1 if A < B.

- The output A>B is set to 1 when the input combinations are 01 00, 10 00, 10 01, 11 00, 11 01 and 11 10
- The output A=B is set to 1 when the input combinations are 00 00, 01 01, 10 10 and 11 11
- The output A<B is set to 1 when the input combinations are 00 01, 00 10, 00 11, 01 10, 01 11 and 10 11

The circuit has 4-bit input, 2-bits represent A and 2-bits represent B and a 3-bit output representing A>B, A=B and A<B. To represent the function of a Comparator circuit, three function tables are required for each of the three outputs. A single function table is drawn with three outputs. Table 12.1.

| Input | | | | Output | | |
|----------------|----------------|----------------|----------------|--------|-----|-----|
| A ₁ | A ₀ | B ₁ | B ₀ | A>B | A=B | A<B |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 |

Table 12.1 Function Table of a Comparator Circuit

Each of the three outputs, A>B, A=B and A<B are mapped separately using three 4-variable Karnaugh maps. The Karnaugh Maps and the simplified expressions for the three outputs are shown. Figure 12.1

| $A_1A_0 \setminus B_1B_0$ | 00 | 01 | 11 | 10 |
|---------------------------|----|----|----|----|
| 00 | 0 | 0 | 0 | 0 |
| 01 | 1 | 0 | 0 | 0 |
| 11 | 1 | 1 | 0 | 1 |
| 10 | 1 | 1 | 0 | 0 |

$$(A > B) = A_1B_1 + A_0B_1B_0 + A_1A_0B_0$$

| $A_1A_0 \setminus B_1B_0$ | 00 | 01 | 11 | 10 |
|---------------------------|----|----|----|----|
| 00 | 1 | 0 | 0 | 0 |
| 01 | 0 | 1 | 0 | 0 |
| 11 | 0 | 0 | 1 | 0 |
| 10 | 0 | 0 | 0 | 1 |

$$(A = B) = A_1A_0B_1B_0 + A_1A_0B_1\overline{B_0} + A_1A_0\overline{B_1}B_0 + A_1\overline{A_0}B_1\overline{B_0}$$

| $A_1A_0 \setminus B_1B_0$ | 00 | 01 | 11 | 10 |
|---------------------------|----|----|----|----|
| 00 | 0 | 1 | 1 | 1 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 0 | 0 | 0 | 0 |
| 10 | 0 | 0 | 1 | 0 |

$$(A < B) = A_1B_1 + A_1A_0B_0 + A_0B_1B_0$$

Figure 12.1a-c Simplified Boolean expressions for the $A > B$, $A = B$ and $A < B$ outputs

Quine-McCluskey Simplification Method

Karnaugh map method becomes difficult to manage when numbers of variables exceed 4. Even with a 4-variable K-map, grouping of 1s or 0s depends on the ability of the user to detect optimum groups. Some times some redundant groups are included which adds a product term or a sum term which is not required and thus the expression is not the simplified version.

Consider the two 4-variable K-map with the groups of 1s shown. Figure 12.2.

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | 0 | 1 | 1 | 0 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 1 | 1 | 1 | 0 |

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | 0 | 1 | 0 | 0 |
| 01 | 0 | 1 | 1 | 1 |
| 11 | 1 | 1 | 1 | 0 |
| 10 | 0 | 0 | 1 | 0 |

Figure 12.2 4-Variable Karnaugh Maps with redundant terms

In the 4-variable K-map on the left, 6 groups of 4 cells each are formed. The 6 groups form the six terms AB , \overline{AC} , AD , BC , CD and \overline{BD} . Out of these six terms three terms are redundant and therefore they are introducing three extra product terms which are not required. The essential terms that are required are \overline{AC} , BC and \overline{BD} .

In the first K-map the group of 1s formed by cells 9, 11, 13 and 15, the group formed by cells 12, 13, 14 and 15 and the group formed by cells 3, 7, 11 and 15 are redundant.

In the 4-variable K-map on the right, 5 groups are formed. The 5 groups form the five terms \overline{ABC} , \overline{ACD} , \overline{ABC} , \overline{ACD} and BD . Out of these five groups the largest group of 4 cells is redundant and therefore it is introducing an extra product term which is not required. The essential terms that are required are \overline{ABC} , \overline{ACD} , \overline{ABC} and \overline{ACD} .

In both the Karnaugh maps, finding the redundant terms is not very obvious. The Quine-McCluskey approach of simplifying Boolean expression is based on an exhaustive search where each minterm is compared with every other minterm in order to remove single variables. The exhaustive search is continued until only a few terms remain which do not share any common variable that can be eliminated. From these remaining terms the minimal product terms are selected that represent the simplified form of Boolean expression.

Quine-McCluskey is a program based method that is able to carry out the exhaustive search for removing shared variables. The Quine-McCluskey method is a two step method which comprises of finding Prime Implicants and selecting a minimal set of Prime Implicants.

- Find Prime Implicants: Find by an exhaustive search all the terms that are candidates for inclusion in the simplified function. These terms are known as Prime Implicants.
- Selecting Minimal Set of Prime Implicants: Choose from amongst the Prime Implicants those that give expression with the least number of literals.

The Quine-McCluskey is explained with the help of two examples, each of which uses a slightly different variation of the exhaustive search method. The methods describe the algorithms of the Quine McCluskey method. The two expressions that are simplified using Quine-McCluskey are based on the two set of Minterms mapped to the 4-variable Karnaugh maps shown in figure 12.2

Example 1

A function is defined in Canonical Sum form $\sum_{A,B,C,D} (1,3,6,7,8,9,11,12,13,14,15)$. As the first step of the Quine McCluskey method to find the Prime Implicants through an exhaustive search, all the Minterms are listed in a tabular form. Table 12.2.

| Minterm | A | B | C | D |
|---------|---|---|---|---|
| 1 | 0 | 0 | 0 | 1 |
| 3 | 0 | 0 | 1 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 |
| 11 | 1 | 0 | 1 | 1 |
| 12 | 1 | 1 | 0 | 0 |
| 13 | 1 | 1 | 0 | 1 |
| 14 | 1 | 1 | 1 | 0 |
| 15 | 1 | 1 | 1 | 1 |

| Minterm | A | B | C | D | used |
|---------|---|---|---|---|------|
| 1 | 0 | 0 | 0 | 1 | ✓ |
| 8 | 1 | 0 | 0 | 0 | ✓ |
| 3 | 0 | 0 | 1 | 1 | ✓ |
| 6 | 0 | 1 | 1 | 0 | ✓ |
| 9 | 1 | 0 | 0 | 1 | ✓ |
| 12 | 1 | 1 | 0 | 0 | ✓ |
| 7 | 0 | 1 | 1 | 1 | ✓ |
| 11 | 1 | 0 | 1 | 1 | ✓ |
| 13 | 1 | 1 | 0 | 1 | ✓ |
| 14 | 1 | 1 | 1 | 0 | ✓ |
| 15 | 1 | 1 | 1 | 1 | ✓ |

Table 12.2 Table of Minterms Table 12.3 Rearranged Minterms

The Table of Minterms is reorganized and the Minterms are arranged in groups of minterms having 0, 1, 2, 3 and 4 1s. This is done to allow different minterms to be easily compared and allow for elimination of single variables. The rearranged Minterm table is shown in table 12.3. Four group of Minterms are formed.

- Minterms 1 and 8 have only single 1s
- Minterms 3, 6, 9 and 12 have two 1s each
- Minterms 7, 11, 13 and 14 have three 1s each
- Minterm 15 has 4 1s.

An extra column is added to the table of minterms which is used to mark the terms that are compared together to eliminate a variable. All pairs of minterms which can be compared together to eliminate a variable are marked as used.

When comparing minterms the rule is to compare each minterm in one group with each minterm in the other group. Thus in this example, minterms 1 and 8 in group having single 1s are compared with each of the 4 minterms 3, 6, 9 and 12 in the group having minterms of 2 1s each. Similarly, each of the 4 minterms 3, 6, 9 and 12 are compared with each of the minterms in the next group having 3 1s, that is, minterms 7, 11, 13 and 14. Finally, each of the minterms 7, 11, 13 and 14 are compared with the minterm 15 in the last group having all 1s or 4 1s.

| | A | B | C | D | used |
|-------|---|---|---|---|------|
| 1,3 | 0 | 0 | - | 1 | ✓ |
| 1,9 | - | 0 | 0 | 1 | ✓ |
| 8,9 | 1 | 0 | 0 | - | ✓ |
| 8,12 | 1 | - | 0 | 0 | ✓ |
| 3,7 | 0 | - | 1 | 1 | ✓ |
| 3,11 | - | 0 | 1 | 1 | ✓ |
| 6,7 | 0 | 1 | 1 | - | ✓ |
| 6,14 | - | 1 | 1 | 0 | ✓ |
| 9,11 | 1 | 0 | - | 1 | ✓ |
| 9,13 | 1 | - | 0 | 1 | ✓ |
| 12,13 | 1 | 1 | 0 | - | ✓ |
| 12,14 | 1 | 1 | - | 0 | ✓ |
| 7,15 | - | 1 | 1 | 1 | ✓ |
| 11,15 | 1 | - | 1 | 1 | ✓ |
| 13,15 | 1 | 1 | - | 1 | ✓ |
| 14,15 | 1 | 1 | 1 | - | ✓ |

Table 12.4 Compared Minterms, Single variable removed

The results of the comparisons between two minterms are represented in a separate table. Table 12.4. The first column lists the minterms that have been compared together to eliminate common variables. So terms 1 and 3 forms a single term eliminating variable C, forming the product term $\overline{A}BD$. The comparison terms 1 and 3 are marked as used in table 12.3. Similarly, terms 1 and 9 form a single term eliminating variable A, forming the product term $\overline{B}CD$. Both these terms are marked as used in table 12.3. Similarly, terms 8, 9 eliminate variable D, terms 8, 12 eliminate variable B, terms 3, 7 eliminate variable B and so on. All these terms are marked as used in table 12.3.

As a result of comparison a total of 16, three variable product terms are formed, eliminating a single variable from each term. All the 16 terms are represented in table 12.4. All the minterms in table 12.3 are shown to be used.

The exhaustive search for finding prime implicants has not completed. The three variable terms in table 12.4 are compared to eliminate another single variable. All terms that combine to eliminate a variable are represented in table 12.5.

| | A | B | C | D | used |
|-------------|---|---|---|---|------|
| 1,3,9,11 | - | 0 | - | 1 | |
| 8,9,12,13 | 1 | - | 0 | - | |
| 3,7,11,15 | - | - | 1 | 1 | |
| 6,7,14,15 | - | 1 | 1 | - | |
| 9,11,13,15 | 1 | - | - | 1 | |
| 12,13,14,15 | 1 | 1 | - | - | |

Table 12.5 Compared Minterms, Two variable removed

Thus terms 1,3 and terms 9,11 in table 12.4 form the product term $\overline{B}D$ eliminating variable A. Whilst comparing terms in table 12.4, a pair of terms which are different in a single variable are used. The terms 1,3 and 9,11 are different in a single variable A only. All terms in table 12.4 which form a simpler product term eliminating a single variable are marked as used in table 12.4.

In table 12.5 there are 6 product terms of two variables each. If the terms in table 12.5 are compared, none of them form pairs to eliminate a variable, thus all the 6 terms are marked as not used. An unmarked term represents a Prime Implicant. The exhaustive search for Prime Implicants has been completed. No more terms can be eliminated therefore the terms $\overline{B}D$, $\overline{A}C$, CD , BC , AD and AB are considered to be Prime Implicants.

In the second step of Quine-McCluskey method the essential and minimal Prime Implicants are found. The Prime Implicants found in the first step are listed in left most column of the table. Table 12.6. All the original minterms are listed in the top row.

| | | | | | | | | | | | |
|-----|-----|---|-----|---|-----|---|----|----|----|----|----|
| | 1 | 3 | 6 | 7 | 8 | 9 | 11 | 12 | 13 | 14 | 15 |
| BD | (X) | x | | | | x | x | | | | |
| AC̄ | | | | | (X) | x | | x | x | | |
| CD | | x | (X) | x | | | x | | | | x |
| BC | | | (X) | x | | | | | | x | x |
| AD | | | | | | x | x | | x | | x |
| AB | | | | | | | | x | x | x | x |

Table 12.6 Table of Prime Implicants

In each cell an x is marked indicating that the Prime Implicant listed in the left column covers the minterm mentioned in the top row. Thus the Prime Implicant **BD** covers the minterms 1, 3, 9 and 11. In other words minterms 1, 3, 9 and 11 all have the product terms $\overline{B}D$. The table 12.6 can be directly implemented from table 12.5.

Circles are marked in cells having x, which represent minterms covered by only a single Prime Implicant. Thus the minterms 1, 6 and 8 are covered by only the Prime Implicants $\overline{B}D$, $\overline{A}C$ and BC respectively. These three Prime Implicants in fact are the three essential Prime Implicants that cover all the minterms. The simplified expression therefore has the terms $\overline{B}D$, $\overline{A}C$ and BC. The Prime Implicants CD, AD and AB are redundant product terms which are not required. The simplified expression is $\overline{B}D + \overline{A}C + BC$.

Example 2

A function is defined in Canonical Sum form as $\sum_{A,B,C,D}(1,5,6,7,11,12,13,15)$. The Minterms along with variables ABCD are written in a tabular form. Each minterm is represented in terms of its binary value. Table 12.7.

| Minterm | A | B | C | D |
|---------|---|---|---|---|
| 1 | 0 | 0 | 0 | 1 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 11 | 1 | 0 | 1 | 1 |
| 12 | 1 | 1 | 0 | 0 |
| 13 | 1 | 1 | 0 | 1 |
| 15 | 1 | 1 | 1 | 1 |

Table 12.7 Table of Minterms

| Minterm | A | B | C | D | Used |
|---------|---|---|---|---|------|
| 1 | 0 | 0 | 0 | 1 | ✓ |
| 5 | 0 | 1 | 0 | 1 | ✓ |
| 6 | 0 | 1 | 1 | 0 | ✓ |
| 12 | 1 | 1 | 0 | 0 | ✓ |
| 7 | 0 | 1 | 1 | 1 | ✓ |
| 11 | 1 | 0 | 1 | 1 | ✓ |
| 13 | 1 | 1 | 0 | 1 | ✓ |
| 15 | 1 | 1 | 1 | 1 | ✓ |

Table 12.8 Rearranged Minterms

The table of minterms is reorganized in terms of groups of minterms having 0, 1, 2, 3 and 4 1s.

- Minterms 1 has a single 1
- Minterms 5, 6 and 12 have two 1s each
- Minterms 7, 11 and 13 have three 1s each
- Minterm 15 has 4 1s.

An extra column is added to the table of minterms which indicates which minterms have been compared together to eliminate a variable. Table 12.8. All pairs of minterms which can be compared together to eliminate a variable are marked as used.

When comparing minterms the rule is to compare each minterm in one group with each minterm in the other group. Thus, in this example, minterm 1 in group having single 1s is compared with each of the 3 minterms 5, 6 and 12 in the group having minterms of 2 1s each. Similarly, each of the 3 minterms 5, 6 and 12 are compared with each of the 3 minterms in the next group having 3 1s, that is, minterms 7, 11 and 13. Finally, each of the 3 minterms 7, 11 and 13 are compared with the minterm 15 in the last group having all 1s or 4 1s.

The results of the comparisons between two minterms are represented in a separate table. Table 12.9. The first column lists the minterms that have been compared together to eliminate common variables. The second column shows the variable in terms of its binary value. So terms 1 and 5 form a single term eliminating variable B, forming the product term $\overline{A}CD$. Variables A, B, C and D have binary values 8, 4, 2 and 1 respectively.

| Minterms | Variable removed | used |
|----------|------------------|------|
| 1,5 | 4 | |
| 5,7 | 2 | ✓ |
| 5,13 | 8 | ✓ |
| 6,7 | 1 | |
| 12,13 | 1 | |
| 7,15 | 8 | ✓ |
| 11,15 | 4 | |
| 13,15 | 2 | ✓ |

Table 12.9 Compared Minterms, Single variable eliminated

The comparison terms 1 and 5 are marked as used in table 12.8. Similarly terms 5 and 7 form a single term eliminating variable C, forming the product term $\overline{A}BD$. Both these terms are marked as used in table 12.8. Similarly, terms 5, 13 eliminate variable A, terms 6, 7 eliminate variable D, terms 12, 13 eliminate variable D and so on.

As a result of comparison a total of 8, three variable product terms are formed, eliminating a single variable from each term. All the 8 terms are represented in table 12.9. The exhaustive search for finding Prime Implicants has not completed.

Terms 5,7 and 13, 15 compare to form a product term BD eliminating variable A. The terms 5,7 and 13,15 are marked as used in table 12.9. Similarly, terms 5,13 and 7,15 compare to form an identical product term BD eliminating variable A. Both the terms 5,13 and 7, 15 are marked as used in table 12.9. To speed up the comparison process terms having the same missing or removed variables are compared. However, the comparison should eliminate only a single variable. Thus in table 12.9 terms 1,5 and terms 11,15 have their B variable eliminated.

Considering that 1,5 represents the product term $\overline{A}CD$ and terms 11, 15 represent the product term $\overline{A}CD$ can not be compared as two variables are different. Terms 5,7 and 13,15 can be compared as in both the product terms the variable C is missing and by comparing the two product terms removes variable A.

| Minterms | Term removed | used |
|-----------|--------------|------|
| 5,7,13,15 | 2,8 | |

Table 12.10 Minterms compared, two variables removed

No more comparisons of terms and elimination of variables take place. Thus the Prime Implicants have been found. There are 4 prime implicants in table 3 and another prime implicant in table 12.10. The five prime implicants are represented by product terms $\overline{A}CD$, $\overline{A}BC$, ABC , ACD and BD .

In the second step of Quine-McCluskey method the essential and minimal Prime implicants are found. The Prime Implicants found in the first step are listed in left most column of the table. Table 12.11. All the original minterms are listed in the top row. In each cell an x is marked indicating that the Prime Implicant listed in the left column covers the minterm mentioned in the top row.

The Prime Implicant $\overline{A}CD$ covers the minterms 1 and 5. In other words minterms 1 and 5 all have the product terms $\overline{A}CD$. The table 12.11 can be directly implemented from table 12.9 and 12.10.

Circles are marked in cells having x, which represent minterms covered by only a single Prime Implicant. Thus the minterms 1, 6, 11 and 12 are covered by only the Prime Implicants $\overline{A}CD$, $\overline{A}BC$, ABC and ACD respectively. These 4 implicants in fact are the three essential Prime Implicants that cover all the minterms. The simplified expression is $\overline{A}CD + \overline{A}BC + ABC + ACD$

| | 1 | 5 | 6 | 7 | 11 | 12 | 13 | 15 |
|------------------|-----|---|-----|---|-----|-----|----|----|
| $\overline{A}CD$ | (x) | x | | | | | | |
| $\overline{A}BC$ | | | (x) | x | | | | |
| ABC | | | | | | (x) | x | |
| ACD | | | | | (x) | | | x |
| BD | | x | | x | | | x | x |

Table 12.11

Table of Prime Implicants

Comparator Circuit

A 2-bit Comparator circuit that compares two 2-bit numbers A and B and activates one of its three outputs $A > B$, $A = B$ and $A < B$ depending upon the magnitudes of the numbers A and B has been discussed earlier. The function outputs of the three outputs $A > B$, $A = B$ and $A < B$ can easily be represented using truth tables which can then be written in a simplified Boolean expression form after simplifying the three function expressions using 4-variable Karnaugh maps.

A comparator circuit that compares two 3-bit numbers A and B instead of the 2-bit numbers has an input of 6-bits, which represents an input combination of 64. Writing a truth table and simplifying the three expressions using the 6-variable Karnaugh maps becomes

unmanageable. A program based Quine-McCluskey method can easily handle expression of 6 variables represented in the Canonical form $\sum_{A,B,C,D,E,F}(8,16,17,24,\dots)$

Odd-Prime Number Detector

A circuit that detects Odd Prime numbers between 0 and 9 has been considered earlier. The circuit is to be improved to detect Odd Prime numbers for a decimal number range represented by 5-bit binary numbers or in terms of decimal numbers between the decimal number range 0 to 31. Writing out a function table to represent the 32 input combinations and their corresponding outputs, and then simplifying the function expression using a 5-variable K-map can take up considerable amount of time.

Quine-McCluskey method can be used to easily simplify the 5-variable Boolean expression represented in Canonical Sum form as $\sum_{A,B,C,D,E}(1,3,5,7,11,13,17,19,23,29,31)$. The minterms 1, 3, 5, 7, 11, 13, 17, 19, 23, 29 and 31 represent the 5-bit input combinations (decimal numbers) which are Odd and Prime numbers.

CS Study With Friends

ODD-PRIME NUMBER DETECTOR

The table of minterms is represented. Table 13.1

| Minterm | A | B | C | D | E |
|---------|---|---|---|---|---|
| 1 | 0 | 0 | 0 | 0 | 1 |
| 3 | 0 | 0 | 0 | 1 | 1 |
| 5 | 0 | 0 | 1 | 0 | 1 |
| 7 | 0 | 0 | 1 | 1 | 1 |
| 11 | 0 | 1 | 0 | 1 | 1 |
| 13 | 0 | 1 | 1 | 0 | 1 |
| 17 | 1 | 0 | 0 | 0 | 1 |
| 19 | 1 | 0 | 0 | 1 | 1 |
| 23 | 1 | 0 | 1 | 1 | 1 |
| 29 | 1 | 1 | 1 | 0 | 1 |
| 31 | 1 | 1 | 1 | 1 | 1 |

Table 13.1 Table of Minterms representing Odd-Prime Numbers

The table of minterms is reorganized in terms of groups of minterms having 0, 1, 2, 3 and 4 1s. Table 13.2

- Minterms 1 has a single 1s
- Minterms 3, 5 and 17 have two 1s each
- Minterms 7, 11, 13 and 19 have three 1s each
- Minterm 23 and 29 have 4 1s
- Minterm 31 has 5 1s

| Minterm | A | B | C | D | E | used |
|---------|---|---|---|---|---|------|
| 1 | 0 | 0 | 0 | 0 | 1 | ✓ |
| 3 | 0 | 0 | 0 | 1 | 1 | ✓ |
| 5 | 0 | 0 | 1 | 0 | 1 | ✓ |
| 17 | 1 | 0 | 0 | 0 | 1 | ✓ |
| 7 | 0 | 0 | 1 | 1 | 1 | ✓ |
| 11 | 0 | 1 | 0 | 1 | 1 | ✓ |
| 13 | 0 | 1 | 1 | 0 | 1 | ✓ |
| 19 | 1 | 0 | 0 | 1 | 1 | ✓ |
| 23 | 1 | 0 | 1 | 1 | 1 | ✓ |
| 29 | 1 | 1 | 1 | 0 | 1 | ✓ |
| 31 | 1 | 1 | 1 | 1 | 1 | ✓ |

Table 13.2 Reorganized Minterms representing Odd-Prime Numbers

In the first step of Quine-McCluskey method minterms are compared to eliminate single variables. Minterm 1 is compared with minterms 3, 5 and 17 in the next group. Similarly, each of the 3 minterms 3, 5 and 17 are compared with each of the minterms in the next group having 3 1s, that is, minterms 7, 11, 13 and 19. Minterms 7, 11, 13 and 19 are compared with each of the minterms in the next group having 4 1s, that is, minterms 23 and 29. Finally, each of the two minterms 23 and 29 are compared with the minterm 31 in the last group having all 1s or 5 1s.

The results of the comparisons between minterms are represented in a separate table. Table 13.3. The first column lists the minterms that have been compared together to eliminate common variables. Terms 1 and 3 form a single term eliminating variable D, forming the product term \overline{ABCE} . The comparison terms 1 and 3 are marked as used in table 13.2. Similarly, terms 1 and 5 form a single term eliminating variable C, forming the product term \overline{ABDE} . Both these terms are marked as used in table 13.2. Similarly, terms 1, 17 eliminate variable A, terms 3, 7 eliminate variable C, terms 3, 11 eliminate variable B and so on.

| Minterms | Variable removed | used |
|----------|------------------|------|
| 1,3 | 2 | ✓ |
| 1,5 | 4 | ✓ |
| 1,17 | 16 | ✓ |
| 3,7 | 4 | ✓ |
| 3,11 | 8 | |
| 3,19 | 16 | ✓ |
| 5,7 | 2 | ✓ |
| 5,13 | 8 | |
| 17,19 | 2 | ✓ |
| 7,23 | 16 | ✓ |
| 13,29 | 16 | |
| 19, 23 | 4 | ✓ |
| 23,31 | 8 | |
| 29,31 | 2 | |

Table 13.3 Table of minterms, Single variable eliminated

As a result of comparison a total of 14, four variable product terms are formed, eliminating a single variable from each term. All the 14 terms are represented in table 13.3. The exhaustive search for finding Prime Implicants has not completed. The results of the comparisons between two terms in table 13.3 are represented in a separate table. Table 13.4.

| Minterms | Variable removed | used |
|-----------|------------------|------|
| 1,3,5,7 | 2,4 | |
| 1,3,17,19 | 2,16 | |
| 3,7,19,23 | 4,16 | |

Table 13.4 Table of minterms, Two variable eliminated

The first column lists the terms that have been compared together to eliminate common variables. So terms, 1, 3, 5 and 7 form a single term eliminating variables C and D, forming the product term \overline{ABE} . The comparison terms 1,3 and 5,7 are marked as used in table 13.3. Similarly terms, 1, 3, 17 and 19 from a single term eliminating variable A and D, forming the product term \overline{BCE} . Both these terms are marked as used in table 13.3. All the product terms in table 13.3 are compared to eliminate common variables. No more comparisons of terms and elimination of variables take place, thus the Prime Implicants have been found.

There are 3 Prime Implicants in table 13.4 and 5 Prime Implicant in table 13.3. The eight Prime Implicants are represented by product terms $\overline{A}CDE$, $\overline{A}C\overline{D}\overline{E}$, $BC\overline{D}\overline{E}$, $ACDE$, $ABCE$, $\overline{A}BE$, $\overline{B}CE$ and $\overline{B}DE$.

In the second step of Quine-McCluskey method the essential and minimal Prime Implicants are found. The Prime Implicants found in the first step are listed in left most column of the table. 13.5. All the original minterms are listed in the top row. In each cell an x is marked indicating that the Prime Implicant listed in the left column covers the minterm mentioned in the top row. Thus the Prime Implicant $\overline{A}CDE$ covers the minterms 3 and 11. In other words minterms 3 and 11 all have the product terms $\overline{A}CDE$. The table 13.5 can be directly implemented from table 13.3 and 13.4.

| | 1 | 3 | 5 | 7 | 11 | 13 | 17 | 19 | 23 | 29 | 31 |
|---|---|---|---|---|-----|-----|----|----|----|----|----|
| $\overline{A}CDE$ | | x | | | (x) | | | | | | |
| $\overline{A}C\overline{D}\overline{E}$ | | | x | | | x | | | | | |
| $BC\overline{D}\overline{E}$ | | | | | | x | | | | x | |
| $ACDE$ | | | | | | | | | x | | x |
| $ABCE$ | | | | | | | | | | x | x |
| $\overline{A}BE$ | x | x | x | x | | | | | | | |
| $\overline{B}CE$ | x | x | | | | (x) | x | | | | |
| $\overline{B}DE$ | | x | | x | | | x | x | | | |

Table 13.5 Table of Prime Implicants

Circles are marked in cells having x, which represent minterms covered by only a single prime implicant. Thus the minterms 11 and 17 are covered by only the Prime Implicants $\overline{A}CDE$ and $\overline{B}CE$ respectively. These implicants do not cover all the minterms. The other essential implicants that have minimum number of variables and which cover all the remaining minterms are $BC\overline{D}\overline{E}$, $\overline{A}C\overline{D}\overline{E}$ and $\overline{A}BE$. The simplified expression is $\overline{A}CDE + BC\overline{D}\overline{E} + \overline{A}C\overline{D}\overline{E} + \overline{A}BE + \overline{B}CE$. The function can also be represented by the expression $\overline{A}CDE + ACDE + ABCE + \overline{B}CE + \overline{B}DE$. In both cases the number of product terms is the same with same number of variables.

Combinational Logic

Individual gates AND, OR and NOT, NAND and NOR Universal Gates and XOR and XNOR gates perform unique functions. These gates in their individual capacity can not perform any useful function. The Logic Gates have to be connected together in different combinations to form Logic Circuits that are able to perform some useful operation like addition, comparison etc. These combinations of gates which results in a circuit used to perform some function are known as Combinational Logic.

The function of any Digital Logic circuit is represented by Boolean expressions. In the examples discussed earlier, Boolean expressions for various functions have been determined. Two forms of representing functions through Boolean expressions are the SOP and POS

expressions. These two types of Boolean expressions are implemented using a combination of gates to form Combinational Logic Circuits.

Combinational Circuit Implementation based on SOP form

A standard way to express a Boolean expression is the SOP form. The expression has several product terms which are summed together through a single OR gate. The product terms can have variables and their complemented form. A SOP expression is implemented by using a combinational circuit made up of many AND gates and a single OR gate (AND-OR gate combination). The inputs to the AND gates can be in the complemented form or the un-complemented form, requiring the use of NOT gates.




Figure 13.1 General, Combination al Logic Circuit based on SOP form

The diagram shows the general architecture of the SOP Implementation. The implementation is based on three levels of gates. SOP expression is implemented by the AND-OR combination of gates. The AND gates produce the product terms. Outputs of all the AND gates are connected to a single multiple input OR gate for sum of products. The product terms comprise of literals in their complemented form and un-complemented form which are implemented by NOT gates connected to the inputs of the AND gates.

Combinational Circuit Implementation based on POS form

A standard way to express a Boolean expression is the POS form. The expression has several sum terms which are multiplied together through a single AND gate. The sum terms can have variables and their complemented form. A POS expression is implemented by using a combinational circuit made up of many OR gates and a single AND gate (OR-AND gate combination). The inputs to the OR gates can be in the complemented form or the un-complemented form, requiring the use of NOT gates.




Figure 13.2 General, **Combination al Logic Circuit based on POS form**

The diagram shows the general architecture of the POS Implementation. The implementation is based on three levels of gates. POS expression is implemented by the OR-AND combination of gates. The OR gates produce the sum terms. Outputs of all the OR gates are connected to a single multiple input AND gate for product of sum terms. The sum terms comprise of literals in their complemented form and un-complemented form which are implemented by NOT gates connected to the inputs of the OR gates.

Design and Implementation of Combinational Circuits

The design and implementation of a combinational circuit starts by defining the function of the Combinational circuit. The function of a combinational circuit is defined by a truth table or a function table. Once the function table is defined the combinational circuit can be directly implemented from the function table.

Direct implementation of a combinational circuit from the function table results in a circuit which uses maximum number of gates organized at three levels. This increases the cost, the size of the circuit and the power requirement of the Combinational circuit. The propagation delay of the circuit is of the order of three gates. Therefore, before implementing the circuit the expression is simplified using the manual method by applying rules, laws and theorems of Boolean Algebra or by the Karnaugh map method or the Quine-McCluskey method if the number of variables exceeds 4.

Implementation of an Adjacent 1s Detector Circuit

A circuit that checks an input number and determines **if it has two adjacent 1s** is considered to explain the entire process of design and implementation of a typical Combinational Logic Circuit. The Adjacent 1s detector circuit is implemented using the standard SOP and POS forms of Boolean expressions. The circuit is also implemented using the simplified Boolean expressions. The alternate form of implementing the circuit using only NAND or NOR gates is also discussed.

1. SOP based Implementation of the Adjacent 1s Detector Circuit

The Adjacent 1s Detector accepts 4-bit inputs. If two adjacent 1s are detected in the input, the output is set to high. The operation of the Adjacent 1s Detector is represented by the function table. Table 13.6. In the function table, for the input combinations 0011, 0110, 0111, 1011, 1100, 1101, 1110 and 1111 the output function is a 1.

| Input | | | | Output | Input | | | | Output |
|-------|---|---|---|--------|-------|---|---|---|--------|
| A | B | C | D | F | A | B | C | D | F |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 13.6 Function Table of Adjacent 1s Detector

Implementing the circuit directly from the function table based on the SOP form requires 8 AND gates for the 8 product terms (minterms) with an 8-input OR gate. Figure 13.3. The total gate count is

- One 8 input OR gate
- Eight 4 input AND gates
- Ten NOT gates

The expression can be simplified using a Karnaugh map, figure 13.4, and then the simplified expression can be implemented to reduce the gate count. The simplified expression is $AB + CD + BC$. The circuit implemented using the expression $AB + CD + BC$ has reduced to 3 input OR gate and 2 input AND gates. Figure 13.5




Figure 13.3 SOP Implementation of Adjacent 1s Detector

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 0 | 1 | 0 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 0 | 0 | 1 | 0 |

Figure 13.4 Simplification of Adjacent 1s Detector SOP Boolean Expression




Figure 13.5 Simplified SOP based Adjacent 1s Detector

The simplified Adjacent 1s Detector circuit uses only four gates reducing the cost, the size of the circuit and the power requirement. The propagation delay of the circuit is of the order of two gates.

The simplified Adjacent 1s Detector circuit can be implemented using only NAND Gates. The AND-OR combinational circuit can be easily replaced by a NAND based implementation without changing the number of gates. Figure 13.6.




Figure 13.6 NAND based Adjacent 1s Detector

Bubbles representing NOT gates are placed at the output of the three AND gates. Converting the three AND gates to NAND gates. To balance out the three NOT gates added at the outputs of the three AND gates, three bubbles representing three NOT gates are also placed at the three inputs of the OR gate. The Resulting OR gate symbol with three bubbles at the three inputs is an alternate symbol for a three input NAND gate.

Implementing Combinational Logic Circuits using only NAND gates helps in reducing the circuit size and cost as the Integrated Circuit packages multiple gates in a single package. If, for example, the 3-input NAND gate in the circuit had been a 2-input NAND gate, only a single IC package (74LS00) would have been required. For the circuit shown in figure 13.5 two separate IC packages (74LS08 and 74LS32) are required.

2. POS based Implementation of the Adjacent 1s Detector Circuit

A combinational Adjacent 1s Detector circuit can be implemented, based on the POS form. It was discussed earlier that it is very easy to switch between SOP and the POS representations using the information in a function table or the information mapped to a Karnaugh Map. Referring to the Function Table for the Adjacent 1s Detector. Table 13.6 a POS based Adjacent 1s Detector circuit can be easily implemented by using the Sum terms (Maxterms). The POS based circuit for this particular case has 8 sum terms which require 8 OR gates and a single 8-input AND gate. Figure 13.7. **The total gate count is**

- One 8 input AND gate
- Eight 4 input OR gates
- Ten NOT gates

Both, the SOP based circuit discussed earlier and the POS based circuit give identical outputs for identical set of input combinations. One practical purpose of using either the SOP or the POS based implementation is to reduce the size of the circuit and have a simpler circuit. In the example of Adjacent 1s Detector circuit both the SOP and POS based implementations have equal number of minterms (8) and maxterms (8) thus both implementation use exactly the same number of gates (19). In many cases, the function describing the operation of a combinational circuit has minterms which are either less than or more than the number of maxterms. Thus it is wiser to choose the implementation form that uses the least number of minterms or maxterms to achieve a combinational circuit that uses the least number of gates.




Figure 13.7 POS Implementation of Adjacent 1s Detector

The POS expression can be simplified using a Karnaugh map. Figure 13.8, the simplified expression can be implemented to reduce the gate count. The simplified expression is

$$(A + C)(B + C)(B + D)$$

| AB\CD | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 0 | 1 | 0 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 0 | 0 | 1 | 0 |

Figure 13.8 Simplification of Adjacent 1s Detector POS Boolean Expression




Figure 13.9 Simplified POS based Adjacent 1s Detector

The simplified Adjacent 1s Detector circuit uses only four gates reducing the cost, the size of the circuit and the power requirement. The propagation delay of the circuit is of the order of two gates.

The simplified Adjacent 1s Detector circuit can be implemented using only NOR Gates. The OR-AND combinational circuit can be easily replaced by a NOR based implementation without changing the number of gates. Figure 13.10.




Figure 13.10 NOR based Adjacent 1s Detector

Bubbles representing NOT gates are placed at the output of the three OR gates, converting the three OR gates to NOR gates. To balance out the three NOT gates added at the outputs of the three OR gates, three bubbles representing three NOT gates are also placed at the three inputs of the AND gate. The Resulting AND gate symbol with three bubbles at the three inputs is an alternate symbol for a three input NOR gate.

Operation of Adjacent 1s detector Circuit

The operation of a Combinational Logic Circuit can be verified by applying varying set of signals at the input of the circuit and comparing the output of the combinational circuit with the corresponding outputs in the Function Table. If the varying set of inputs and the corresponding outputs are plotted over a period of time, the timing diagram thus obtained, describes the operation of the circuit. Figure 13.11




Figure 13.11 Timing Diagram of the Adjacent 1s Detector

To prove that the SOP and POS based Adjacent 1s Detector combinational circuits synthesized from the Function table. Table 13.6 are identical, the timing diagram, figure 13.11 is based on the operation of the POS based simplified circuit. Figure 13.9

The timing diagram is for time intervals t_0 to t_8 . A, B, C and D are the inputs to the circuit which are shown changing with time. The timing signals 1, 2 and 3 represent the outputs of the OR gates 1, 2 and 3. The timing signal F represents the output of the circuit.

At interval t_0 the input ABCD to the circuit is 0000, the outputs of the three OR gates is 0, 0 and 0 and the circuit output is also 0. At the interval t_3 the input ABCD to the circuit is 0011, the outputs of OR gates 1, 2 and 3 are 111. The output F is also a 1, which indicates adjacent 1s. At interval t_6 the input ABCD to the circuit is 0110, the outputs of OR gates 1, 2 and 3 are 111. The output F is again 1 indicating adjacent 1s.

The operation of the circuit which is based on the POS simplified expression also proves that a POS based expression determined from the truth table and K-map results in a circuit which operates in an identical manner to that of a SOP based circuit.

Active low/high Inputs and Outputs

The circuits discussed so far have their output set to when to indicate an active state. For example, the output of the BCD to 7-Segment Decoder circuit has its seven segment outputs set to 1 to indicate a segment that has been selected. Similarly, the Comparator circuit's three outputs are normally at binary 0. The appropriate output is set to 1 to indicate the relationship between the two numbers. The Odd-Prime Number detector circuit output normally is set at 0. It is activated to 1 to indicate an Odd-Prime number. The Adjacent 1s Detector circuit also sets its output to active 1 to indicate detection of Adjacent 1s. All the four circuits have an active-high output. That is, normally the output is at logic 0. The output is set to 1 to indicate an active state.

Combinational circuits can have an active-high output or an active-low output. An active-high or active-low output doesn't effect the operation of the combinational circuit in any manner. To convert a circuit having an active-high output to active low-output requires the inversion of the circuit output by connecting a NOT gate. Symbolically, a bubble is added to the circuit output. Thus, circuits having a bubble at their outputs are considered to have an active-low output.

Circuits can also have active-high or active-low inputs. The operation of the circuits having an active-high input is not any different from that of an active-low input circuit. Active-low input circuits are activated on a logic 0 input. Circuits having an active-low input have bubbles connected to circuits inputs. The four circuits discussed so far have active-high inputs.

The four logic gates AND, OR, NAND and NOR can be described in terms of their input and output logic levels. The AND gate doesn't have any bubbles at its inputs or output. The AND gate performs AND operation on two active high inputs to result in an active high output. The OR gate also doesn't have any bubbles at its inputs and output. OR gate performs OR operation on two active high inputs to result in an active high output. The NAND and NOR gates have a bubble at their outputs. Their operation can be described in terms of AND and OR gates. NAND gate performs AND operation on two active high inputs resulting in an active low output. The NOR gate performs OR operation on two active high inputs to result in an active low output

To help understand active-low input, consider the active-high input and active-high output SOP circuit. Fig. 13.5 which is converted into an active-low input and output circuit by connecting NOT gates at the circuit inputs and outputs. Figure 13.12. The circuit operation is verified with the help of a timing diagram. Figure 13.13.




Figure 13.12 SOP based active-low input and output Adjacent 1s Detector




Figure 13.13 Timing Diagram of the active-low input/output Adjacent 1s Detector

The timing diagram describes the operation of the circuit for the intervals t_0 to t_8 . The timing signals A, B, C and D represent the active-low inputs applied at the inputs. The timing signals 1, 2 and 3 represent the outputs of the NOR gates 1, 2 and 3 respectively, shown in their alternate symbolic form. The timing signal F represents the active-low output.

At interval t_0 the active-low input at inputs ABCD is 0000 which actually represents 1111. The active-low output F is 0 which indicates that adjacent 1s have been detected. Similarly at intervals t_1 to t_4 , the active-low inputs ABCD 0001, 0010, 0011 and 0100 actually represent the numbers 1110, 1101, 1100 and 1011, the output is 0 indicating that adjacent 1s have been detected.

Implementation of an Odd-Parity Generator Circuit

Consider the second example of a circuit to generate odd parity. The circuit checks an 8-bit number and generates a parity bit to fulfil the Odd-Parity condition. The 8-bit data and the parity bit are communicated to the receiver circuit. The receiver circuit checks the 8-bit data and the parity bit to determine if an error has occurred.

The first step in implementing any circuit is to represent its operation in terms of a Truth or Function table. The function table for an 8-bit data as input has 2^8 has 256 input combinations, which becomes unmanageable. Therefore, for the sake of simplicity a 4-bit data with odd parity is assumed. The receiver circuit is also based on the 4-bit data.

IMPLEMENTATION OF AN ODD-PARITY GENERATOR CIRCUIT

The first step in implementing any circuit is to represent its operation in terms of a Truth or Function table. The function table for an 8-bit data as input has 2^8 has 256 input combinations, which becomes unmanageable. Therefore, for the sake of simplicity a 4-bit data with odd parity is assumed. The receiver circuit is also based on the 4-bit data. The function table for the 4-bit data is shown. Figure 14.1

| Input | | | | Output | Input | | | | Output |
|----------------|----------------|----------------|----------------|--------|----------------|----------------|----------------|----------------|--------|
| D ₃ | D ₂ | D ₁ | D ₀ | P | D ₃ | D ₂ | D ₁ | D ₀ | P |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |

Table 14.1 Function Table of an Odd-Parity Generator Circuit

The function table represents the 16 possible combinations of 4 data bits. The 4 data bits are represented by variables D₃, D₂, D₁ and D₀. The output P represents the state of the Parity bit. Since Odd-Parity is being used therefore the 4-bit data and the parity bit should add up to give odd number of 1s. The function table shows the Parity bit set to 1 when the 16, 4-bit data input combinations have no 1s or an even number of 1s.

The information in the function table is mapped directly to a four variable K-map to simplify the Boolean expression represented by the Odd-Parity generator function. None of the 1s mapped in the K-map are adjacent to each other thus the function mapped to the K-map can not be simplified. Figure 14.1

| D ₃ D ₂ \D ₁ D ₀ | 00 | 01 | 11 | 10 |
|--|----|----|----|----|
| 00 | 1 | 0 | 1 | 0 |
| 01 | 0 | 1 | 0 | 1 |
| 11 | 1 | 0 | 1 | 0 |
| 10 | 0 | 1 | 0 | 1 |

Figure 14.1 Karnaugh map of the Odd-Parity Generator Function

However, using the Rules of Boolean algebra, applying Demorgan's theorems and knowing the function table of XOR and XNOR gates the Boolean expression can be simplified. Simplifying the expression based on SOP form results in

$$\begin{aligned}
 & \overline{A}BCD + A\overline{B}CD + AB\overline{C}D + ABC\overline{D} + \overline{A}BC\overline{D} + A\overline{B}C\overline{D} + AB\overline{C}\overline{D} + ABC\overline{D} \\
 & = \overline{A}B(CD + \overline{C}D) + A\overline{B}(CD + \overline{C}D) + AB(\overline{C}D + C\overline{D}) + AB(\overline{C}D + C\overline{D}) \\
 & = \overline{A}B(CD + \overline{C}D) + A\overline{B}(CD + \overline{C}D) + \overline{A}B(\overline{C}D + C\overline{D}) + AB(\overline{C}D + C\overline{D}) \\
 & = (\overline{C}D + C\overline{D})(\overline{A}B + AB) + (\overline{C}D + C\overline{D})(\overline{A}B + AB) \\
 & = (\overline{C} \oplus D)(A \oplus B) + (\overline{C} \oplus D)(A \oplus B)
 \end{aligned}$$

$$= \overline{(A \oplus B) \oplus (C \oplus D)}$$




Figure 14.2 Odd-Parity Generator Circuit

The parity generator circuit shown checks the 4-bit number, generates a parity bit which along with the 4-bit data is transmitted. The receiver calculates the parity bit of the received 4-bit data and compares it with the parity sent. If the received and calculated parity bits are the same, then no error has occurred. An XOR gate is used to detect parity errors. Table 14.2

| Input | | Output |
|---------------------|-----------------------|--------------|
| Received Parity Bit | Calculated Parity Bit | Error Output |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Table 14.2 Detecting Error at Receiver End

Operation of Odd-Parity Generator Circuit

The timing diagram shows the operation of the Odd-Parity generator circuit. Figure 14.3. The A, B, C and D timing diagrams represent the changing 4-bit data values. During time interval t0 the 4-bit data value is 0000, during time interval t1, the data value changes to 0001. Similarly during time intervals t2, t3, t4 up to t8 the data values change to 0010, 0011, 0100 and 1000 respectively. During interval t0 the output of the two XOR gates is 0 and 0, therefore the output of the XNOR gate is 1. At interval t1, the outputs of the two XOR gates is 1 and 0, therefore the output of the XNOR gate is 0. The output P can similarly be traced for intervals t2 to t8.




Figure 14.3 Timing Diagram of Odd-Parity Generator Circuit

XOR and XNOR Gates

XOR and XNOR gates are used to implement the Odd-Parity Generator Circuit. An XNOR is also used to check for single bit errors at the Receiver end. Both, the XOR and XNOR gates perform simple comparison functions. The XOR gate detects dissimilar inputs, where as the XNOR gate looks for similar inputs. Both, the gates can be considered as functional devices as each gate performs a simple specific function.

The XOR and XNOR gates are implemented using a combination of NOT, AND and OR gates. Since the function performed by the XOR and XNOR gate is commonly used in digital circuits therefore XOR and XNOR gates are available in Integrated circuit form which can be readily used instead of implementing an XOR and XNOR circuit based on NOT-AND-OR combination of gates.

The function table for the Parity Error detector circuit is identical to the truth table of an XOR gate. Boolean expression representing the function of an XOR gate is $\bar{A}B + A\bar{B}$ which is implemented using a combination NOT, AND and OR gates.




Figure 14.3 Implementation of XOR Gate

The XNOR gate is also implemented using a combination of NOT, AND and OR gates. The function of the XNOR gate is represented in term of Boolean expression as $\bar{A}\bar{B} + AB$. Figure 14.4




Figure 14.4 Implementation of XNOR Gate

Combinational Function Devices

Digital circuits are formed by the combination of Logic Gates. Most Combinational circuits perform standard and useful functions such as addition, comparison, decoding and encoding, multiplexing and de-multiplexing, selection and enabling of devices and many more operations. Implementation of these standard functional devices through combination of gates takes up considerable space, therefore these functional devices are implemented as MSI or Medium Scale Integrated Chips.

The simplest of these functional devices can be considered to be the NAND and NOR gates which perform the AND-NOT and OR-NOT functions. The XOR and XNOR Gates are also a combination of NOT-AND-OR gates which perform functions to detect dissimilar and similar inputs.

Half Adder and Full Adder

A single bit binary adder circuit basically adds two bits and a carry bit, generated by the addition of the least significant bits. The output of the single bit adder circuit generates a sum bit and a carry bit. A single digit binary adder circuit therefore has three inputs, one representing single bit number A, the other representing the single bit number B and the third bit represents the single bit carry. The single bit binary adder has two bit output. One bit represents the Sum between numbers A and B. The other bit represents the carry bit generated due to addition.

In Digital logic terminology the adder which has been described is known as a full adder. An adder circuit that only has two bit input representing the two single bit numbers A and B and does not have the carry bit input from the least significant digit is regarded as a half-adder. The block diagrams represent a Half-Adder and a Full-Adder. Figure 14.5.

1. Half-Adder

A Half-Adder can be fully described in terms of its Function table, its Sum and Carry Out Boolean Expressions and the circuit Implementation.




Figure 14.5 Block diagrams of Half-Adder and Full-Adder

Half-Adder Function Table

The Half-Adder has a 2-bit input and a 2-bit output. The function table of the Half-Adder has two input columns representing the two single bit numbers A and B. The function table also has two output columns representing the Sum bit and Carry Out bit. Table 14.3

| Input | | Output | |
|-------|---|--------|-----------|
| A | B | Sum | Carry Out |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

Table 14.3 Half-Adder Function Table

Half-Adder Sum & Carry Out Boolean Expressions

The Sum and Carry Out expressions of the Half-Adder can be determined from the function table. The Half-Adder Sum and Carry Out outputs are defined by the expressions

$$\text{Sum} = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{CarryOut} = AB$$

Half-Adder Logic Circuit

The Half-Adder Logic Circuit can be directly implemented from the Sum and Carry Out Boolean expressions. Figure 14.6




Figure 14.6 Half-Adder Logic Circuit

2. Full-Adder

A Full-Adder can be fully described in terms of its Function table, its Sum and Carry Out Boolean Expressions and the circuit Implementation.

Full-Adder Function Table

The Full-Adder has a 3-bit input and a 2-bit output. The function table of the Full-Adder has three input columns representing the two single bit numbers A, B and the Carry In bit. The function table also has two output columns representing the Sum bit and Carry Out bit. Table 14.4

| Input | | | Output | |
|-------|---|-------------|--------|-----------|
| A | B | Carry In(C) | Sum | Carry Out |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Table 14.4 Full-Adder Function Table

Full-Adder Sum & Carry Out Boolean Expressions

The Sum and Carry Out expressions of the Full-Adder can be determined from the function table. The Full-Adder Sum and Carry Out outputs are defined by the expressions

$$\text{Sum} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\text{Sum} = \bar{A}(BC + \bar{B}\bar{C}) + A(\bar{B}C + B\bar{C})$$

$$\text{Sum} = \bar{A}(B \oplus C) + A(B \oplus C)$$

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{CarryOut} = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$\text{CarryOut} = C(\bar{A}B + A\bar{B}) + AB(\bar{C} + C)$$

$$\text{CarryOut} = C(A \oplus B) + AB$$

Full-Adder Logic Circuit

The Full-Adder Logic Circuit can be directly implemented from the Sum and Carry Out Boolean expressions. Figure 14.7




Figure 14.7 Full-Adder Logic Circuit

Forming a Full-Adder using Half-Adders

A 1-bit Full-Adder can be implemented by combining together two Half-Adders. Figure 14.8




Figure 14.8 Implementing a Full-Adder using two Half-Adders

- The Sum output of the first Half-Adder is $(A \oplus B)$
- The Carry Out of the first Half-Adder is AB
- The Sum output of the second Half-Adder is $(A \oplus B) \oplus C_{in} = (A \oplus B \oplus C_{in})$

- The Carry Out of the second Half-Adder is $(A \oplus B)C_{in}$
- The output of the OR gate is $AB + (A \oplus B)C_{in}$

Parallel Binary Adders

Single bit Full or Half Adders do not perform any useful function. To add two 4-bit numbers a 4-bit adder is required. Four single bit Full-Adders are connected together to form a 4-bit Parallel Adder capable of adding two 4-bit binary numbers. Figure 14.9.

The two 4-bit numbers A and B are applied at the circuit inputs A_{0-3} and B_{0-3} respectively. The 4-bit Sum output of the Parallel Adder is available at outputs S_{0-3} . The Carry In to the circuit is set to 0. ($C_{in}=0$). The Carry is available at C_{out} .




Figure 14.9 4-bit Parallel Binary Adder

Carry Propagation

Parallel Binary Adders can be implemented by connecting the required number of 1-bit full adders in a configuration represented in figure 14.9. However, there is a practical limitation to the number of 1-bit Full-Adders that can be connected in parallel. In the 4-bit Parallel Adder, the Most significant bit adder which adds bits A_3, B_3 and the Carry bit C_3 , can not proceed until it receives the Carry from the next least significant 1-bit adder which adds bits A_2, B_2 . The A_2, B_2 bit adder can not proceed unless it receives the carry input C_2 from the A_1, B_1 adder. The A_1, B_1 adder in turn depends on A_0, B_0 adder to provide the carry input. Thus the carry has to propagate through each Full-adder before it reaches the last or most significant full adder.

Assume that each gate has a propagation delay of 10 nsec. A 1-bit Full Adder generates a Carry out after 30 nsec. For a 4-bit Parallel Adder Full-adder the Carry out from the most significant adder would be after 120 nsec. The delay can increase to prohibitive levels if 8-bit, 16-bit or 64-bit parallel adders are implemented. 64-bit parallel adders are used by computers.

Look-Ahead Carry Circuits

To overcome the problem of carry propagation or carry ripple, Look-Ahead carry generator circuits are used. These circuits look at the bits to be added and decide if a higher order carry is to be generated. The Look-Ahead Carry Circuits although increase the circuitry but they provide a practical solution to the prohibitive delays that are caused by the ripple carry in parallel adders.

Consider the Full-Adder Circuit. 14.10. The output $(A \oplus B)$ at output P of the XOR gate and the output AB at output G of the AND gate is available simultaneously after one gate delay. If the G output of the AND gate is 1, the Carry Out has to be a 1 no matter what is the

other input of the Carry Out OR gate. The Sum and Carry Out can be expressed in terms of P and G gate outputs.

- The P output is called the Carry Propagate.
- The G output is called the Carry Generate




Figure 14.10 Full-Adder with Carry Generate and Carry Propagate

Carry Outputs in terms of Carry Propagate and Carry Generate

The Sum and Carry Out Boolean expressions can be rewritten in terms of P, Carry Propagate and G, Carry Generate terms.

$$\text{Sum} = P \oplus C$$

$$\text{CarryOut} = CP + G$$

Writing the expressions for the four Carry Out terms C_1, C_2, C_3 and C_4 in terms of Carry Propagate P and Carry Generate G.

- $C_1 = C_0P_0 + G_0$
- $C_2 = C_1P_1 + G_1 = P_1(C_0P_0 + G_0) + G_1 = G_1 + P_1G_0 + P_0P_1C_0$
- $C_3 = G_2 + P_2G_1 + P_1P_2G_0 + P_0P_1P_2C_0$
- $C_3 = C_2P_2 + G_2 = P_2(G_1 + P_1G_0 + P_0P_1C_0) + G_2 = G_2 + P_2G_1 + P_1P_2G_0 + P_0P_1P_2C_0$
- $C_4 = G_3 + P_3G_2 + P_2P_3G_1 + P_1P_2P_3G_0 + P_0P_1P_2P_3C_0$

where $P_n = A_n \oplus B_n$ and $G_n = A_nB_n$

The Look-Ahead Carry Generator Circuit is shown. Figure 14.11. The inputs to the Look-Ahead Carry Generator Circuit are the Carry Propagate terms P_0, P_1, P_2 and P_3 and Carry Generate terms G_0, G_1, G_2 and G_3 .

The Carry Propagate P_0, P_1, P_2 and P_3 and Carry Generate terms G_1, G_2, G_3 and G_4 are generated by the XOR and AND gates after one gate delay.

The Outputs of the Look-Ahead Carry Generator Circuit are C_1, C_2, C_3 and C_4 . The output C_1 is generated by the circuit represented by the expression $C_1 = C_0P_0 + G_0$ which

requires an AND gate to generate the product term C_0P_0 and a second level two input OR gate to sum the terms C_0P_0 and G_0 . Thus C_1 is available after two gate delays.




Figure 14.11 Look-Ahead Carry Generator

Similarly, the output C_2 is generated by the circuit represented by the expression $C_2 = G_1 + P_1G_0 + P_0P_1C_0$ which requires a 2-input and 3-input AND gates to generate the product terms P_1G_0 and $P_0P_1C_0$ respectively. A second level three input OR gate is required to sum the three terms. Thus C_2 is also available after two gate delays.

The output C_3 is generated by the circuit represented by the expression $C_3 = G_2 + P_2G_1 + P_1P_2G_0 + P_0P_1P_2C_0$. The expression is implemented by a combination of three AND gates having 2, 3 and 4 inputs respectively and a single 4-input OR gate. Again two levels of gates is used, C_3 is available after a gate delay of two.

Finally, the output C_4 is generated by the circuit represented by the expression $C_4 = G_3 + P_3G_2 + P_2P_3G_1 + P_1P_2P_3G_0 + P_0P_1P_2P_3C_0$. To implement the expression two levels of 2, 3, 4 and 5 input AND gates and a single 5 input OR gate is used. C_4 is available after a gate delay of two.

Thus for Carry outputs C_1 , C_2 , C_3 and C_4 the delay is of the order of two after the Propagate Carry and Generate Carry terms become available.

MSI Adders

4-bit parallel Adders are available as Medium Scale Integrated Circuits. These circuits use the Look-Ahead Carry Circuitry to remove the carry ripple. The two ICS are 74LS83A and 74LS283. Both the devices are functionally identical, however they are not pin compatible. These devices are packaged as 16-pin devices. The division of the 16 pins is

- 4 pins for the 4-bit input A
- 4 pins for the 4-bit input B
- 4 pins for the 4-bit output Sum
- 1 pin for Carry In
- 1 pin for Carry Out
- 1 pin for Circuit Power Supply
- 1 pin for Circuit GND

The 74LS83A or the 74LS283 can be cascaded together to form 8-bit, 12-bit or 16-bit Parallel Adders. Figure 14.12 The Carry Out pin of one IC is connected to the Carry In pin of the other IC.




Figure 14.12 12-bit Parallel Adder using three 74LS283 ICs

BCD ADDER

BCD binary numbers represent Decimal digits 0 to 9. A 4-bit BCD code is used to represent the ten numbers 0 to 9. Since the 4-bit Code allows 16 possibilities, therefore the first 10 4-bit combinations are considered to be valid BCD combinations. The latter six combinations are invalid and do not occur.

BCD Code has applications in Decimal Number display Systems such as Counters and Digital Clocks. BCD Numbers can be added together using BCD Addition. BCD Addition is similar to normal Binary Addition except for the case when sum of two BCD digits exceeds 9 or a Carry is generated. When the Sum of two BCD numbers exceeds 9 or a Carry is generated a 6 is added to convert the invalid number into a valid number. The carry generated by adding a 6 to the invalid BCD digit is passed on to the next BCD digit.

Addition of two BCD digits requires two 4-bit Parallel Adder Circuits. One 4-bit Parallel Adder adds the two BCD digits. A BCD Adder uses a circuit which checks the result at the output of the first adder circuit to determine if the result has exceeded 9 or a Carry has been generated. If the circuit determines any of the two error conditions the circuit adds a 6 to the original result using the second Adder circuit. The output of the second Adder gives the correct BCD output. If the circuit finds the result of the first Adder circuit to be a valid BCD number (between 0 and 9 and no Carry has been generated), the circuit adds a zero to the valid BCD result using the second Adder. The output of the second Adder gives the same result. Figure 15.1




Figure 15.1 4-Bit BCD Adder

The circuit that checks if the output of the first Adder has exceeded 9 is a simple combinational circuit with the function table specified. Table 15.1

| Input | | | | Output | Input | | | | Output |
|----------------|----------------|----------------|----------------|--------|----------------|----------------|----------------|----------------|--------|
| S ₃ | S ₂ | S ₁ | S ₀ | F | S ₃ | S ₂ | S ₁ | S ₀ | F |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |

Table 15.1 Function Table of Invalid BCD Number detector

| S ₃ S ₂ \S ₁ S ₀ | 00 | 01 | 11 | 10 |
|--|----|----|----|----|
| 00 | 0 | 0 | 0 | 0 |
| 01 | 0 | 0 | 0 | 0 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 0 | 0 | 1 | 1 |

Figure 15.2 Mapping of Invalid BCD Number detector function

The Boolean expression for the Invalid BCD Number Detector obtained from the Karnaugh Map which maps the function table is $S_3S_2 + S_3S_1 = S_3(S_2 + S_1)$

The Invalid BCD Number is represented by two error conditions, either the BCD number is one of the invalid numbers or a Carry out has been generated. Therefore the complete expression for determining an incorrect BCD output is $C_{out1} + S_3(S_2 + S_1)$. Figure 15.3




Figure 15.3 The Invalid BCD Detector Circuit

Connection of Invalid BCD Detector Circuit to second Adder

Adding of 6 when error conditions are detected and adding a zero when error conditions are not detected is implemented by connecting the output of the Invalid BCD Number Detector circuit to bits B₁ and B₂ of the Adder. Bits B₀ and B₃ are permanently connected to 0. Figure 15.4. When an error condition is detected the output of the circuit is set to logic 1, setting bits B₁ and B₂ to 1 and the 2nd Adder input B to 0110. When the error condition is not detected the circuit output is 0 and the 2nd Adder input B is set to 0000.




Figure 15.4 Using the Second Adder to Add 6 or 0

2-digit BCD Adder

Two single digit BCD Adders can be cascaded together to form a 2-digit BCD Adder. Four, 4-bit 74LS283 MSI chips are used. Two 74LS283s are required to directly add the two 2-digit BCD numbers and the remaining two 74LS283s are required to add a six to the result if any of the two digits add up to invalid BCD digits or generate a Carry. Two invalid BCD detector circuits are used. Figure 15.5




Figure 15.5 2-Digit BCD Adder

Consider two examples. In the first example, 2-digit BCD number 99 is added with another 2-digit BCD number 99. The answer should be 198 a 3-digit BCD number. Table 15.2. In the second example, 2-digit BCD number 99 is added with another 2-digit BCD number 66. The answer should be 165. Table 15.3

| Carry | 1 st MSD Adder | | 1 st LSD Adder | |
|-------|---------------------------|------|---------------------------|------|
| | A(0-3) | 1001 | A(0-3) | 1001 |
| | B(0-3) | 1001 | B(0-3) | 1001 |
| | Cin4 | 1 | Cin | 0 |
| | S(0-3) | 0011 | S(0-3) | 0010 |
| | Cout8 | 1 | Cout4 | 1 |
| | Ckt. o/p | 1 | Ckt. o/p | 1 |
| | 2 nd LSD Adder | | 2 nd LSD Adder | |
| | A(0-3) | 0011 | A(0-3) | 0010 |
| | B(0-3) | 0110 | B(0-3) | 0110 |
| | Cin | 0 | Cin | 0 |
| 1 | S(0-3) | 1001 | S(0-3) | 1000 |

Table 15.2 Adding BCD numbers 99 and 99

| Carry | 1 st MSD Adder | | 1 st LSD Adder | |
|-------|---------------------------|------|---------------------------|------|
| | A(0-3) | 1001 | A(0-3) | 1001 |
| | B(0-3) | 0110 | B(0-3) | 0110 |
| | Cin4 | 1 | Cin | 0 |
| | S(0-3) | 0000 | S(0-3) | 1111 |
| | Cout8 | 1 | Cout4 | 0 |
| | Ckt. o/p | 1 | Ckt. o/p | 1 |
| | 2 nd LSD Adder | | 2 nd LSD Adder | |
| | A(0-3) | 0000 | A(0-3) | 1111 |
| | B(0-3) | 0110 | B(0-3) | 0110 |
| | Cin | 0 | Cin | 0 |
| 1 | S(0-3) | 0110 | S(0-3) | 0101 |

Table 15.3 Adding BCD numbers 99 and 66

Subtraction

Subtraction in Digital Systems is performed by taking the 2's complement of the number to be subtracted (subtrahend) and adding it to the minuend. The example shows the subtraction of 6 represented in 2's complement form from nine also represented in its 2's complement form. Since 9 is a positive number therefore its 2's complement representation is the same. Neglecting the carry bit, the 4-bit number represents decimal 4.

$$\begin{array}{r}
 9 \qquad 1001 \\
 - 5 \qquad 1011 \\
 \hline
 4 \qquad 1\ 0100
 \end{array}$$

The 2's complement of any number is obtained by taking the 1's complement of a number and then adding a 1 to the 1's complement. The two step process to represent a negative number in its 2's complement form is shown

The number 5

0101

Invert all bits to result in 1's complement

1's complement of 5 is 1010
+ 1

2's complement of 5 is 1011

An Adder can be used to perform subtraction operations if the minuend is presented in its 1's complemented form at the input of the adder circuit. The binary 1 that is added to the 1's complement of a number to convert it into 2's complement is applied at the Carry In of the Adder Circuit. Figure 15.6




Figure 15.6 4-bit Subtraction Circuit

The Adder circuit adds the number 9 (1001), 1's complement of 5 (1010) and the Carry In which is set to 1.

A 4-bit Adder/Subtractor Unit

An Adder can be connected to perform Additions and Subtractions by applying the un-complemented and complemented data at one of the two inputs of the Adder respectively. The Carry In input has also to be connected to 0 or 1 respectively. Figure 15.7




Figure 25.7 4-bit Adder/Subtractor Unit

The AND gate and OR gate implementation connected at the B input of the 4-bit Adder is used to allow Complemented or Un-Complemented B input to be connected to the Adder input. Adding of two 4-bit numbers A and B can be performed by selecting the Add/Subtract = 0. The AND gates marked U (un-complemented) are enabled allowing B_{0-3} to be passed on to the OR gates and the B input of the Adder. Subtraction is performed by selecting the Add/Subtract = 1. The AND gates marked C (complemented) are enabled allowing complemented B_{0-3} to be passed on to the OR gates and the B input of the Adder. The Carry In is also set to 1 when Add/Subtract is set to 1.

An 8-bit Adder/Subtractor Unit

Two 4-bit 74LS283 chips can be cascaded together to form an 8-bit Parallel Adder Unit. Each of the two 74LS283 ICs is connected to the 1's Complement circuitry that allows either the un-complemented form for addition or the complemented form for subtraction to be applied at the B inputs of the two 74LS283s. Figure 15.8

The 8-bit Adder/Subtractor Circuit is similar to the 4-bit Adder/Subtractor Circuit. Two sets of AND-OR based circuit that allows complemented and un-complemented B input to be applied at the B inputs of the two 4-bit Adders. The Add/Subtract function select input are tied together. The Carry In of the 1st 4-bit Adder circuit is connected to the Add/Subtract function select input. The Carry Out of the 1st 4-bit Adder circuit is connected to the Carry In of the 2nd 4-bit Adder circuit.




Figure 15.8 **8-bit Adder/Subtractor Circuit**

Consider two number A=103 and B=67 which are first added and then subtracted using the 8-bit Adder/Subtractor Circuit. Table 15.4 and Table 15.5

| Adding 103 and 67 | | | | |
|-------------------|--------------------------|------|--------------------------|------|
| Carry | 2 nd MS Adder | | 1 st LS Adder | |
| | A(4-7) | 0110 | A(0-3) | 0111 |
| | B(4-7) | 0100 | B(0-3) | 0011 |
| | Cin | 0 | Cin | 0 |
| 0 | S(4-7) | 1010 | S(0-3) | 1010 |

Table 15.4 Adding 103 and 67

| Subtracting 103 and 67 | | | | |
|------------------------|--------------------------|------|--------------------------|------|
| Carry | 2 nd MS Adder | | 1 st LS Adder | |
| | A(4-7) | 0110 | A(0-3) | 0111 |
| | B(4-7) | 1011 | B(0-3) | 1100 |
| | Cin | 1 | Cin | 1 |
| 1 | S(4-7) | 0010 | S(0-3) | 0100 |

Table 15.5 Subtracting 103 and 67

Arithmetic and Logic Unit (ALU)

Microprocessors have Arithmetic and Logic Units, a combinational circuit that can perform any of the arithmetic operations and logic operations on two input values. The operation to be performed is selected by set of inputs known as function select inputs.

There are different MSI ALUs available that have two 4-bit inputs a 4-bit output and three to five function select inputs that allows up to 32 different functions to be performed. Three commercially available 4-bit ALUS are

- 74XX181: The 4-bit ALU has five function select inputs allowing it to perform 32 different Arithmetic and Logic operations.
- 74XX381: The 4-bit ALU only has three function select inputs allowing only 8 different arithmetic and logic functions. Table 15.6
- 74XX382: The 4-bit ALU is similar to the 74XX381, the only difference is that 74XX 381 provides group-carry look-ahead outputs and 74XX382 provides ripple carry and overflow outputs

| Input | | | | Function |
|-------|----|----|--|-------------------------|
| S2 | S1 | S0 | | |
| 0 | 0 | 0 | | F=0000 |
| 0 | 0 | 1 | | F=B-A-1+C _{in} |
| 0 | 1 | 0 | | F=A-B-1+C _{in} |
| 0 | 1 | 1 | | F=A+B+C _{in} |
| 1 | 0 | 0 | | F = A ⊕ B |
| 1 | 0 | 1 | | F=A+B |
| 1 | 1 | 0 | | F=A.B |
| 1 | 1 | 1 | | F=1111 |

Table 15.6 Function Table of 74XX381 4-bit ALU

Implementing 16-bit ALU

16-bit ALU can be implemented by cascading together four 4-bit ALUs. These 4-bit ALUs have built in Look-Ahead Carry Generator circuits that eliminate the delay caused by carry bit propagating through the Parallel Adder circuit within the 4-bit ALU circuit. However, when a number of such units are cascaded together to implement large 16-bit and 32-bit ALU, the carry propagating between one unit to the next gets delayed due to the Carry rippling through multiple 4-bit units. For large 32-bit ALUs, the Carry propagates through 8, 4-bit units delaying the Carry out from the last most significant unit by a factor of 8. The 74XX181 and 74XX381 circumvent the problem by having Group-Carry Look-Ahead.

Group-Carry Look-Ahead

The Look-Ahead Carry Generator discussed earlier and used by the 74LS283 Adder provides Carry's C_1, C_2, C_3 and C_4 simultaneously after a gate delay of two. Carry's C_1, C_2 and C_3 are used internally, where as C_4 provides the C_{out} from the 74LS283. Referring to the Look-Ahead Carry Generator Circuit the C_1, C_2, C_3 and C_4 terms are generated on the basis of P_0, P_1, P_2 and P_3 the four Carry Propagate terms and G_0, G_1, G_2 and G_3 the four Carry Generate terms. Figure 15.9





Figure 15.9 Look-Ahead Carry Generator

These terms are used to generate Group-Carry Look-Ahead outputs that can be used to cascade together multiple units eliminating the problem of rippling carry. The G and P output pins of the 74XX381 provide the group-carry look-ahead outputs that allow multiple ALUs to be cascaded together. The active-low outputs G and P are represented by the Boolean expressions. Figure 15.10



$$G = G_3 + P_3G_2 + P_2P_3G_1 + P_1P_2P_3G_0 \quad P = P_0P_1P_2P_3$$

Figure 15.10 74X381 ALU with Group-Carry Look-Ahead outputs

CStudy With Ammir

16-BIT ALU

Consider the four ALUs connected to form a 16-bit ALU without the Look-Ahead Carry circuit. Figure 16.1. The ALU1 will only generate an output and a Carry Out 8 when it has received an input at Carry In 4. Similarly, ALU2 will only generate an output and a Carry Out 12 when it has received Carry In 8. Finally, the Carry Out 16 is generated only when ALU3 has received Carry In 12. Thus the Carry instead of rippling through the 4-bits of the individual ALU circuit has to propagate through four ALU units. The last ALU unit has to wait until it receives the Carry propagating through each of the three units.




Figure 16.1 Carry Propagation Delay between 4-bit ALU units

The delay caused by the Carry Propagating through the four units is eliminated by the Group Carry terms used by the 381 ALUs. Figure 16.2. Instead of the Carry Out each ALU generates Group-Carry Generate and Propagate terms, which indicate if the most significant Carry is generated by the 4-bit ALU or otherwise. The Group Carry terms are connected to the Look-Ahead Carry Generator which generates the Carry bits C1, C2 and C3 which are connected to Cin4, Cin8 and Cin12 respectively. Thus Carry no longer propagates through the ALU units.




Figure 16.2 Carry Propagation Delay eliminated by using Group Carry

The G output is activated if the 4-bit unit generates a Carry Out irrespective of Carry In. The P output is activated if the 4-bit unit generates a Carry Out if the Carry In is active. The Look-Ahead circuit implemented earlier is based on Logic Gates, where the Look-Ahead Carry

Generator circuit has P_0, P_1, P_2 and P_3 Carry Propagate and G_0, G_1, G_2 and G_3 Carry Propagate Inputs and C_1, C_2, C_3 and C_4 Carry Out outputs. The 74XX182 is the MSI version of the Look-Ahead Carry Generator, which provides identical inputs and outputs except for the C_4 output which is available in the form of P and G output pins to allow a second level Cascading. The connection of four 74XX381 4-bit ALUs and a 74XX182 to implement a 16-bit ALU is shown. Figure 16.3

The inputs A, B and the output F of the four, 4-bit ALUs 0, 1, 2 and 3 are connected to appropriate bits of the 16-bit inputs A, B and output F respectively. Thus bits A(0-3), B(0-3) and F(0-3) are connected to inputs and output of ALU0, bits A(4-7), B(4-7) and F(4-7) are connected to inputs and output of ALU1, bits A(8-11), B(8-11) and F(8-11) are connected to inputs and output of ALU2 and bits A(12-15), B(12-15) and F(12-15) are connected to inputs and output of ALU3. The Group-Carry Generate and Propagate outputs of the four ALUs are connected to the inputs of Look-Ahead Carry generator 74X182 respectively. The Carry outputs C_1, C_2 and C_3 from the Look-Ahead Carry generator circuit are generated after a gate delay of 2 and are connected to the Carry in pins of ALUS 1, 2 and 3 respectively.

CS Study With Friends




Figure 16.3 16-bit ALU

Comparators

The basic function of a Comparator is to compare two binary quantities and to determine if the two quantities are equal. If the quantities are not equal then it has to determine which of the two quantities is greater than the other. Many Integrated Circuit Comparators have three outputs to indicate $A=B$, $A>B$ and $A<B$.

Earlier, simplified Boolean expressions for a 2-bit Comparator circuit were determined that compares two 2-bit numbers and sets one of its three outputs to indicate $A=B$, $A>B$ or $A<B$. The Boolean expressions representing the three outputs are presented. The three Combinational Circuits implementing the three outputs are also shown. Figure 16.4

$$(A > B) = A_1\bar{B}_1 + A_0\bar{B}_1\bar{B}_0 + A_1A_0\bar{B}_0$$




Figure 16.4a Implementation of $A>B$

$$(A = B) = A_1A_0B_1B_0 + A_1A_0\bar{B}_1\bar{B}_0 + A_1A_0B_1\bar{B}_0 + A_1A_0\bar{B}_1B_0$$




Figure 16.4b Implementation of $A=B$

$$(A < B) = \bar{A}_1B_1 + \bar{A}_1\bar{A}_0B_0 + \bar{A}_0B_1B_0$$




Figure 16.4c Implementation of $A < B$

The 2-bit Comparator discussed earlier is considered to be a Parallel Comparator as all the bits are compared simultaneously. External Logic has to be used to Cascade together two such Comparators to form a 4-bit Comparator.

The 4-bit numbers compared by the Cascaded implementation are represented in table 16.1.

| A | B | Comparator M | Comparator L |
|------|------|--------------|--------------|
| 1101 | 0111 | $A > B$ | |
| 0110 | 1011 | $A < B$ | |
| 0011 | 0010 | $A = B$ | $A > B$ |
| 0100 | 0101 | $A = B$ | $A < B$ |
| 1001 | 1001 | $A = B$ | $A = B$ |

Table 16.1 Comparison of numbers by Cascaded 4-bit Comparator




Figure 36.5 Implementation of 4-bit Comparator by Cascading two 2-bit Comparators

The two most significant bits of 4-bit numbers A and B are compared by the Most Significant 2-bit Comparator M and the least significant two bits are compared by the Least Significant 2-bit Comparator L. Figure 16.5 If the two most significant bits of number A are greater than the two most significant bits of number B, ($A=1101$ and $B=0111$) the Most Significant Comparator indicates $A > B$ and there is no need to compare the remaining two least significant bits. Similarly, if the two most significant bits of numbers A and B ($A=0110$ and $B=1011$) are compared by the Most Significant Comparator and the comparator sets its $A < B$

then there is no need to compare the remaining two least significant bits. However, if the two most significant bits of numbers A and B indicates $A=B$ then least significant two bits have to be compared to determine if $A>B$ ($A=0011$ $B=0010$), $A<B$ ($A=0100$ $B=0101$) or $A=B$ ($A=1001$ $B=1001$). Thus the $A=B$ output of the Most Significant 2-bit Comparator is used to enable three AND gates. The output of only one AND gate is set to 1 depending upon the output of the Least Significant 2-bit Comparator.

An alternate method of implementing Comparators which allows the Comparators to be easily cascaded without the need for extra logic gates by Iterative Circuit based Comparators.

Iterative Circuit based Comparator

An Iterative circuit is implemented using identical modules each of which has Primary Inputs and Outputs and Cascading Inputs and Outputs. The Cascading inputs of the least significant module are connected to fixed logic inputs and the Cascading outputs are connected to the Cascading inputs of the next significant module. A 2-bit Iterative Circuit based Comparator is shown. Figure 16.6.




Figure 16.6a Iterative Circuit Implementation of $A=B$ function

The Cascading input of Module 0 is connected to logic 1. If input A_0 is equal to input B_0 , the XNOR gate output in Module 0 is a 1 which is passed on to Module 1 through its Cascading input. The output $A=B$ is 1 when input A_1 is equal to B_1 . If either $A_0 \neq B_0$ or $A_1 \neq B_1$ the output $A=B$ is 0. The Equality Comparing circuit can be expanded to 4-bits by Cascading two Modules connecting their respective Cascading inputs and outputs.

In the Iterative Circuit for $A>B$, the Cascading input of Module 0 is connected to Logic 0. The output of Module 0 is 1 when $A_0>B_0$. The Cascading output of Module 0 is connected to the Cascading input of Module 1. The output $A>B$ of Module 1 is 1 if $A_1=B_1$ and Cascading input is 1, or if $A_1>B_1$.




Figure 16.6b Iterative Circuit Implementation of $A > B$ function

Similar Iterative Circuit for $A < B$, allows multiple modules to be Cascaded together to form multi-bit $A < B$ unit.

MSI 4-bit Comparator

MSI 74HC85 4-bit Iterative Circuit based Comparator allows multiple 74HC85s to be cascaded together to form Comparators $N \times 4$ -bit Comparators. Three 74HC85s cascaded together forms a 12-bit Comparator circuit. Figure 16.7.

Three Comparators are cascaded together. Comparator 1 compares the least significant bits 0 to 3, Comparator 2 compares bits 4 to 7 and Comparator 3 compares the most significant bits 8 to 11. The respective input bits are shown connected to the three comparators through thick lines. The Cascading inputs of Comparator 1 are permanently connected to Ground and +5 volts. $A < B$ in and $A > B$ in are connected to ground and $A = B$ in is connected to +5 Volts. The cascading outputs of Comparator 1 are connected to the respective cascading inputs of comparator 2. Similarly, the cascading outputs of Comparator 1 are connected to the cascading inputs of Comparator 3. The final output of the 12-bit Comparator circuit is available at the cascading outputs of Comparator 3.

The decoder circuit can be expanded to have more Lock and Un-Lock outputs to Lock and Un-Lock different doors in a building.

Applications of decoders

Decoders have two major uses in Computer Systems.

1. Selection of Peripheral Devices

Computers have different internal and external devices like the Hard Disk, CD Drive, Modem, Printer etc. Each of these different devices is selected by specifying different codes. A decoder similar to the Electronic Door Lock/Unlock circuit is used to uniquely select or deselect the appropriate devices.

2. Instruction Decoder

Computer programs are based on instructions which are decode by the Computer Hardware and implemented. The codes 1100010, 1100011, 1110000 and 1000101 represent Add two numbers, Subtract two numbers, Clear the result and Store the result instructions. These instruction codes are decoded by an Instruction Decoder to generate signals that control different logic circuits like the ALU and memory to perform these operations.

Binary Decoder

The simplest and most commonly used Decoders are the n -to- 2^n Decoders. These Decoders have n inputs and 2^n outputs Each, n -bit input selects 1 out of 2^n output code.

A 2-to-4 Decoder is represented by the function table. Table16.2. The 2-to-4 Binary Decoder circuit is shown. Figure 16.9

| Input | | Output | | | |
|-------|-------|--------|-------|-------|-------|
| I_1 | I_0 | O_0 | O_1 | O_2 | O_3 |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |

Table 16.2 Function Table of a 2-to-4 Binary Decoder




Figure 16.9 2-to-4 Decoder

The 2 to 4 Decoder output O_0 is activated to Logic 1 when the input is 00. Similarly for inputs 01, 10 and 11 the outputs O_1 , O_2 and O_3 are respectively activated.

MSI Decoder

The 74LS139 MSI chip has dual 2-to-4 Decoders. The function table, table 16.3, and the gate-level circuit diagram for the 2-to-4 Decoder is shown. Figure 16.10. The circuit diagram is slightly different from the one described in figure 16.9.

| Input | | | Output | | | |
|-----------|---|---|-------------|-------------|-------------|-------------|
| \bar{G} | B | A | \bar{Y}_3 | \bar{Y}_2 | \bar{Y}_1 | \bar{Y}_0 |
| 1 | X | X | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 |

Table 16.3 Function Table of 74LS139, 2-to-4 Decoder

The 74LS139 has active-low outputs, thus the output which is activated is at logic 0 where as the outputs that are not selected are at logic 1. A third active-low input G is the enable input, which when set to 0 enables all NAND gates. Setting the G input to 1 disables all NAND gates and all four outputs are at logic 1 the in-active state.

Extra NOT gates are placed at the inputs A and B. Without the two extra NOT gates at Inputs A and B, each of the two inputs present a unit load of three (a NOT gate and two NAND gates). By having the extra NOT gates each input presents a single unit load.




Figure 16.10 74LS139, 2-to-4 Decoder

THE 74XX138 3-TO-8 DECODER

The 3-to-8, 74XX138 Decoder is also commonly used in logical circuits. Similar, to the 2-to-4 Decoder, the 3-to-8 Decoder has active-low outputs and three extra NOT gates connected at the three inputs to reduce the four unit load to a single unit load. The 3-to-8 Decoder has three enable inputs, one of the three enable inputs is active-high and the remaining two are active-low. All three enable inputs have to be activated for the Decoder to work. The function table of the 3-to-8 decoder is presented. Table 17.1

| Inputs | | | | | | Outputs | | | | | | | |
|--------|-----|-----|---|---|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| G1 | G2A | G2B | C | B | A | \bar{Y}_7 | \bar{Y}_6 | \bar{Y}_5 | \bar{Y}_4 | \bar{Y}_3 | \bar{Y}_2 | \bar{Y}_1 | \bar{Y}_0 |
| 0 | X | X | X | X | X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| X | 1 | X | X | X | X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| X | X | 1 | X | X | X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 17.1 Function Table of 74LS138, 3-to-8 Decoder




Figure 17.1 4-to-16 Decoder using two 74LS138, 3-to-8 Decoder

The three enable inputs serve to implement to larger Decoders such as 4-to-16 and 5-to-32 by cascading two or four 3-to-8 Decoders respectively. The connection of two 3-to-8 Decoders is shown. Figure 17.1

The A, B and C inputs are connected directly to the A, B and C inputs of the two 3-to-8 Decoders. The D input is connected to the active-low and active-high enable inputs G2A and G1 of the two decoders respectively. The enable input selects/deselects both the decoders simultaneously. G1 and G2B enable inputs of the two Decoders are connected to +5v and Ground respectively. When the D input is 0, the upper decoder is selected and when D input is 1, the lower decoder is selected. The A, B and C inputs serve to select the appropriate output of either the upper or lower decoder.

Implementing Standard SOP and POS Boolean expressions

The function table of 3-to-8 Decoder is a table of maxterms. For example, when the input A, B, C is 0, 0 and 0 the Y0 output is activated indicating the sum term or maxterm $A + B + C$. Similarly, the A, B and C inputs 1, 0 and 1 activate the Y5 output indicating the presence of $\bar{A} + B + \bar{C}$ sum term. The POS Boolean expression represented by the 3-variable Karnaugh Map, figure 17.2, can be implemented by the 3-to-8 Decoder which uses an AND gate to implement the product of sum terms. Figure 17.3

| ABC | 00 | 01 | 11 | 10 |
|-----|----|----|----|----|
| 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |

Figure 17.2 Karnaugh Map of Boolean expression $\prod_{ABC}(0,1,3,5,7)$




Figure 17.3 Implementation of Boolean expression $\prod_{ABC}(0,1,3,5,7)$

The 3-to-8 Decoder can also be used to Implement SOP expression by connecting the outputs of the Decoder to the input of a NAND gate. Figure 17.4. The alternate symbol for the three input NAND gate is the three input OR gate with bubbles at the inputs. The three bubbles cancel out the three bubbles connected at the outputs Y2, Y4 and Y6 representing the three minterms or product terms.




Figure 17.4 Implementation of Boolean expression $\sum_{ABC} (2,4,6)$

BCD to 7-Segment Decoder

BCD to 7-Segment Decoder is a specific type of decoder that is used to convert a 4-bit BCD Code to a 7-Segment Code. The BCD to 7-Segment Decoder unlike the Binary Decoders activates multiple but unique set of outputs for each 4-bit BCD input combination.

Earlier, the seven expressions for activating each of the seven segments were defined. Each of the seven Boolean expressions can be implemented using a combination of NOT-AND-OR gates. The implementations for segments a, b and g are shown. Figure 17.5a-c




Figure 17.5a Implementation of Segment a output




Figure 17.5b Implementation of Segment b output




Figure 17.5c Implementation of Segment g output

MSI Seven-Segment Decoder

The 7-Segment Decoder circuit is available in MSI form, 74LS47. The IC has 4-bit BCD input ABCD and 7-bit active-low outputs for segments a, b, c, d, e, f and g. The Decoder also has three extra active-low inputs.

- LT: Lamp test
- RBI: Ripple Blanking Input
- BI/RBO: Blanking Input/Ripple Blanking Output

When a low is applied to the LT input and the BI/RBO is high, all of the seven segments in the display are turned on to test that no segments are burned out. The Ripple Blanking Input and The Blanking Input/Ripple Blanking Outputs are used to prevent display of leading and trailing zeros.

BCD-to-Decimal Decoder

The operation of the BCD-to-Decimal Decoder is the same as a Binary 4-to-16 decoder, the only difference being that the BCD-to-Decimal Decoder has ten output pins instead of sixteen and the input is a valid BCD number. Thus invalid BCD codes 1010, 1011, 1100, 1101, 1110 and 1111 applied at the input of the Decoder do not activate any of the ten outputs. The commercially available MSI, BCD-to-Decimal Decoder is the 74LS42, which has active-high inputs and active-low outputs.

Encoder

An Encoder functional device performs an operation which is the opposite of the Decoder function. The Encoder accepts an active level at one of its inputs and at its output generates a BCD or Binary output representing the selected input. There are various types of Encoders that are used in Combinational Logic Circuits.

Binary Encoder

The simplest of the Encoders are the 2ⁿ-to-n Encoders. The functional table and the circuit diagram of an 8-to-3 Binary Encoder are shown in table 17.2 and figure 17.6 respectively.

| Input | | | | | | | | Output | | |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| I ₀ | I ₁ | I ₂ | I ₃ | I ₄ | I ₅ | I ₆ | I ₇ | O ₂ | O ₁ | O ₀ |
| X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| X | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| X | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| X | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

| | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|
| X | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| X | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| X | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| X | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

Table 17.2 Function Table of an 8-to-3 Encoder




Figure 17.6 8-to-3 Encoder

The inputs and the outputs of the 8-to-3 Encoder are shown to be active-high. The I_0 is shown to be unconnected to any gate or output. Thus, if all inputs are inactive low, or the I_0 input is high the output is 000. The appropriate 3-bit output combination is activated for every input that is asserted by connecting it to logic high. The Binary encoder has a drawback when more than one input is activated. Consider that the inputs I_3 and I_6 are activated simultaneously by applying logic 1 at the two inputs. This results in the outputs 011 and 110 for the two inputs respectively. Thus all three output pins are at logic 1.

Priority Encoders

Priority Encoders remove the problem highlighted earlier with simple Binary Encoders. Priority Encoders have necessary logic to activate the outputs corresponding to the highest Priority input when multiple inputs are asserted simultaneously.

Boolean expressions for the three outputs O_2 , O_1 and O_0 of an 8-to-3 Priority Encoder are can be written in terms of variables.

$$O_2 = A_7 + A_6 + A_5 + A_4$$

$$O_1 = A_7 + A_6 + A_3 + A_2$$

$$O_0 = A_7 + A_5 + A_3 + A_1$$

where

$$A_7 = I_7$$

$$A_6 = \bar{l}_7 l_6$$

$$A_5 = l_7 \bar{l}_6 \bar{l}_5$$

$$A_4 = l_7 \bar{l}_6 \bar{l}_5 \bar{l}_4$$

$$A_0 = \bar{l}_7 \bar{l}_6 \bar{l}_5 \bar{l}_4 \bar{l}_3 \bar{l}_2 \bar{l}_1 \bar{l}_0$$

$$O_2 = l_7 + l_7 \bar{l}_6 + l_7 \bar{l}_6 \bar{l}_5 + l_7 \bar{l}_6 \bar{l}_5 \bar{l}_4$$

$$= l_7 + l_7 (l_6 + l_6 \bar{l}_5 + l_6 \bar{l}_5 \bar{l}_4) = l_7 + l_6 + l_6 \bar{l}_5 + l_6 \bar{l}_5 \bar{l}_4 = l_7 + l_6 + l_6 (l_5 + l_5 \bar{l}_4) = l_7 + l_6 + l_5 + l_5 \bar{l}_4$$

$$= l_7 + l_6 + l_5 + l_4$$

$$O_1 = l_7 + l_7 \bar{l}_6 + l_7 \bar{l}_6 \bar{l}_5 \bar{l}_4 \bar{l}_3 + l_7 \bar{l}_6 \bar{l}_5 \bar{l}_4 \bar{l}_3 \bar{l}_2$$

$$= l_7 + l_7 (l_6 + l_6 \bar{l}_5 \bar{l}_4 \bar{l}_3 + l_6 \bar{l}_5 \bar{l}_4 \bar{l}_3 \bar{l}_2) = l_7 + l_6 + l_6 \bar{l}_5 \bar{l}_4 \bar{l}_3 + l_6 \bar{l}_5 \bar{l}_4 \bar{l}_3 \bar{l}_2 = l_7 + l_6 + l_6 (l_5 \bar{l}_4 \bar{l}_3 + l_5 \bar{l}_4 \bar{l}_3 \bar{l}_2)$$

$$= l_7 + l_6 + l_5 \bar{l}_4 \bar{l}_3 + l_5 \bar{l}_4 \bar{l}_3 \bar{l}_2 = l_7 + l_6 + l_5 \bar{l}_4 (l_3 + l_3 \bar{l}_2) = l_7 + l_6 + l_5 \bar{l}_4 (l_3 + l_2) = l_7 + l_6 + l_5 \bar{l}_4 \bar{l}_3 + l_5 \bar{l}_4 \bar{l}_2$$

$$O_0 = l_7 + l_7 \bar{l}_6 \bar{l}_5 + l_7 \bar{l}_6 \bar{l}_5 \bar{l}_4 \bar{l}_3 + l_7 \bar{l}_6 \bar{l}_5 \bar{l}_4 \bar{l}_3 \bar{l}_2 \bar{l}_1$$

$$= l_7 + l_7 (l_6 \bar{l}_5 + l_6 \bar{l}_5 \bar{l}_4 \bar{l}_3 + l_6 \bar{l}_5 \bar{l}_4 \bar{l}_3 \bar{l}_2 \bar{l}_1) = l_7 + l_6 \bar{l}_5 + l_6 \bar{l}_5 \bar{l}_4 \bar{l}_3 + l_6 \bar{l}_5 \bar{l}_4 \bar{l}_3 \bar{l}_2 \bar{l}_1$$

$$= l_7 + l_6 (l_5 + l_5 \bar{l}_4 \bar{l}_3 + l_5 \bar{l}_4 \bar{l}_3 \bar{l}_2 \bar{l}_1) = l_7 + l_6 (l_5 + l_5 (l_4 \bar{l}_3 + l_4 \bar{l}_3 \bar{l}_2 \bar{l}_1)) = l_7 + l_6 (l_5 + l_4 \bar{l}_3 + l_4 \bar{l}_3 \bar{l}_2 \bar{l}_1)$$

$$= l_7 + l_6 (l_5 + l_4 (l_3 + l_3 \bar{l}_2 \bar{l}_1)) = l_7 + l_6 (l_5 + l_4 (l_3 + l_2 \bar{l}_1)) = l_7 + l_6 \bar{l}_5 + l_6 \bar{l}_4 \bar{l}_3 + l_6 \bar{l}_4 \bar{l}_2 \bar{l}_1$$

The MSI, 74XX148 8-input Priority has a circuit implemented based on the Boolean expression for outputs O_0 , O_1 and O_2 . The function table of the 8-input Priority Encoder is presented. Table 17.3

| Inputs | | | | | | | | | Outputs | | | | |
|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| $\bar{E}1$ | $\bar{l}0$ | $\bar{l}1$ | $\bar{l}2$ | $\bar{l}3$ | $\bar{l}4$ | $\bar{l}5$ | $\bar{l}6$ | $\bar{l}7$ | $\bar{A}2$ | $\bar{A}1$ | $\bar{A}0$ | $\bar{G}S$ | $\bar{E}O$ |
| 1 | X | X | X | X | X | X | X | X | 1 | 1 | 1 | 1 | 1 |
| 0 | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | X | X | X | X | X | X | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | X | X | X | X | X | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | X | X | X | X | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | X | X | X | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | X | X | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 0 | X | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |

Table 17.3 Function Table of an 8-Input Priority Encoder

Cascading Priority Encoders

The 74XX148 Priority Encoder has active-low inputs and active-low outputs. The Encoder also has an active-low enable input $E1$ which enables or disables the outputs. The Group Select GS active-low output is asserted when any one of the inputs is asserted. The

Enable output EO signal is used to cascade multiple Encoders to form larger Encoders. The EO output is connected to the EI input of the Encoder which handles lower priority inputs. Two 8-input are shown connected together to form a 16-input Priority Encoder. Figure 17.7




Figure 17.7 8-input Priority Encoders connected to form a 16-input Priority Encoder

Decimal-to-BCD Encoder

The Decimal-to-BCD Encoder has ten inputs, for the decimal digits 0 to 9 and four outputs corresponding to the 4-bit BCD output. The 74LS147 is a Decimal-to-BCD Priority Encoder which has active-low input and outputs. The Decimal-to-BCD Priority Encoder is used as a keypad encoder. A telephone keypad has digits 0 to 9. The keypad is connected to the encoder through pull-up resistors that ensure that the inputs to the encoder are logic high when none of the keypad keys is pressed. When ever a key is pressed the appropriate input of the encoder is connected to logic low and at the output the corresponding BCD code is generated. Figure 17.8




Figure 17.8 Keypad Encoder

Multiplexer

Multiplexer is a digital switch that has several inputs and a single output. The Multiplexer also has select inputs that allow any one of the multiple inputs can be selected to be connected to the output. Multiplexers are also known as Data Selectors. The main use of the Multiplexer is to select data from multiple sources and to route it to a single Destination. In a computer, the ALU combinational circuit has two inputs to allow arithmetic operations to be performed on two quantities. The two quantities are usually stored in different set of registers. The inputs of the two multiplexers are connected to the output of each of the multiple registers. The outputs of the two multiplexers are connected to the two inputs of the ALUs. The Multiplexers are used to route the contents of any two registers to the ALU inputs.

Multiplexers are available in different configurations. The 4-to-1 Multiplexer circuit is shown. Figure 17.9, the function table of the Multiplexer is presented. Table 17.4




Figure 17.9 4-to-1 Multiplexer

| Select Inputs | | Output |
|----------------|----------------|----------------|
| S ₁ | S ₀ | Z |
| 0 | 0 | I ₀ |
| 0 | 1 | I ₁ |
| 1 | 0 | I ₂ |
| 1 | 1 | I ₃ |

Table 17.4 Function table of 1-to-4 Multiplexer

When the Select input are set to 00, the first AND gate at the top is enabled allowing the logic high or low applied at input I₀ to be routed through the OR gate to the output Z. Similarly, when the Select input is set to 10 the third gate is enabled allowing the logic value applied at the input I₂ to be routed through the OR gate to the output Z.

1. **Dual 4-Input Multiplexer**

Commercial available 4-input Multiplexer is the 74XX153 IC which has two 4-input multiplexers. The two select inputs of the two 4-input multiplexers are common, however each multiplexer has a separate enable input which allows the two multiplexers to be separately controlled. The circuit diagram of the dual 4-input multiplexers is shown. Figure 17.10




Figure 17.10 **Dual, 4-input Multiplexer**

Both the 4-input Multiplexers have active-high inputs and outputs. The first Multiplexer has the inputs 1C0, 1C1, 1C2 and 1C3 and the output 1Y. The multiplexer has an active-low enable signal defined by 1G. The select inputs are defined by A and B which are both active-high. Two extra NOT gates are connected at the select inputs to reduce the unit load from 5 each to one. Similar to the 4-input Multiplexer discussed earlier, the select input lines enable one of the four AND gates and allow the corresponding input logic value to be routed to the output through the OR gate. The second 4-input Multiplexer is identical it has active-high inputs defined by 2C0, 2C1, 2C2 and 2C3 and an active-high output defined by 2Y. The multiplexer has an independent active-low enable signal that enables/disables the four AND gates. The select inputs A and B controlling the first multiplexer also control the second multiplexer.

a) 2-INPUT 4-BIT MULTIPLEXER

The MSI, 74X157 is a 2-input, 4-bit Multiplexer. This multiplexer has two sets of 4-bit inputs. It also has 4-bit outputs. The single select input line allows the first set of four inputs or the second set of 4-inputs to be connected to the output. Thus four-bits of data from two sources are routed to the output. The function table and the circuit of the multiplexer are shown. table 18.1, figure 18.1

The multiplexer has two sets of 4-bit active-high inputs 1A, 2A, 3A, 4A and 1B, 2B, 3B, 4B respectively. The multiplexer has 4-bit active-high outputs 1Y, 2Y, 3Y 4Y. The single select input allows either the 4-bit input A or the 4-bit input B to be connected to the 4-bit output Y. The G active-low pin enables or disables the Multiplexer.

| Inputs | | Outputs | | | |
|--------|---|---------|----|----|----|
| G | S | 1Y | 2Y | 3Y | 4Y |
| 1 | X | 0 | 0 | 0 | 0 |
| 0 | 0 | 1A | 2A | 3A | 4A |
| 0 | 1 | 1B | 2B | 3B | 4B |

Table 18.1 Function table of 2-Input 4-Bit Multiplexer




Figure 18.1 2-input 4-bit Multiplexer

Expanding Multiplexers

Multiplexers have to be connected together to form larger multiplexer to fulfil specific application requirements.

1. 8-Input Multiplexer

A single dual, 4-input multiplexer 74X153 can be connected to form an 8-input multiplexer. The circuit diagram and the function table are shown in fig. 18.2 and table 18.2 respectively. The two active-low enable inputs of the two 4-input multiplexers are connected together using a NOT gate to form the C input of the 8-input multiplexer. When C is set to 0, the first multiplexer is selected allowing its inputs 1C0, 1C1, 1C2 and 1C3 to be selected through select inputs A and B. When C is set to 1, the second multiplexer is selected allowing its inputs and outputs to be used. The two outputs are connected through an OR gate.




Figure 18.2 8-to-1 Multiplexer using two 4-to-1 Multiplexers

| Input | | Output | |
|-------|---|--------|-----|
| C | B | A | F |
| 0 | 0 | 0 | 1C0 |
| 0 | 0 | 1 | 1C1 |
| 0 | 1 | 0 | 1C2 |
| 0 | 1 | 1 | 1C3 |
| 1 | 0 | 0 | 2C0 |
| 1 | 0 | 1 | 2C1 |
| 1 | 1 | 0 | 2C2 |
| 1 | 1 | 1 | 2C3 |

Table 18.2 Function Table of a 8-to-1 Multiplexer

2. 16-Input Multiplexer

Two 74XX153 Dual, 4-input multiplexer can be connected to form a 16-input multiplexer. The circuit diagram and the function table of the 16 input multiplexer are shown in Figure 18.3 and table 18.3 respectively.

The select inputs A and B of the two dual, 4-input multiplexers are connected together which allows selection of any one input out of the four set of 4-bit inputs. The four active-low multiplexer enable inputs which allow selection of any one of the four multiplexers are connected to the active-low outputs of a 2-to-4 decoder. The decoder inputs C and D enable one out of the four multiplexers. The four outputs are connected together through a 4-input OR gate. The G enable input of the decoder when set to 1 disables the decoder and the multiplexers.




Figure 18.3 16-input Multiplexer

3. 2-Input, 8-bit Multiplexer

Two 2-input, 4-bit multiplexers 74X157 can be connected to implement a 2-input, 8-bit multiplexer. The circuit diagram is shown in figure 18.4. The select S inputs of the two multiplexers are connected together so that the 4-bit inputs A of both the multiplexers are selected simultaneously when S is set to logic low. Similarly, by setting the S input to logic-high the B inputs of both the multiplexers are selected. The active-low enable inputs G of both the multiplexers are also connected together so that both the multiplexers are enabled and disabled simultaneously by setting the G input to 0 or 1 respectively.

| Inputs | | | | | Output |
|--------|---|---|---|---|----------|
| G | D | C | B | A | F |
| 1 | x | x | x | x | 0 |
| 0 | 0 | 0 | 0 | 0 | 1C0 (M1) |
| 0 | 0 | 0 | 0 | 1 | 1C1 (M1) |
| 0 | 0 | 0 | 1 | 0 | 1C2 (M1) |
| 0 | 0 | 0 | 1 | 1 | 1C3 (M1) |

| | | | | | |
|---|---|---|---|---|----------|
| 0 | 0 | 1 | 0 | 0 | 2C0 (M1) |
| 0 | 0 | 1 | 0 | 1 | 2C1 (M1) |
| 0 | 0 | 1 | 1 | 0 | 2C2 (M1) |
| 0 | 0 | 1 | 1 | 1 | 2C3 (M1) |
| 0 | 1 | 0 | 0 | 0 | 1C0 (M2) |
| 0 | 1 | 0 | 0 | 1 | 1C1 (M2) |
| 0 | 1 | 0 | 1 | 0 | 1C2 (M2) |
| 0 | 1 | 0 | 1 | 1 | 1C3 (M2) |
| 0 | 1 | 1 | 0 | 0 | 2C0 (M2) |
| 0 | 1 | 1 | 0 | 1 | 2C1 (M2) |
| 0 | 1 | 1 | 1 | 0 | 2C2 (M2) |
| 0 | 1 | 1 | 1 | 1 | 2C3 (M2) |

Table 18.3 Function Table of 16-bit Multiplex




Figure 18.4 2-Input, 8-bit Multiplexer

Applications of Multiplexers

Multiplexers are used in a wide variety of applications. Their primary use is to route data from multiple sources to a single destination. Other than its use as a Data router, a parallel to serial converter, logic function generator and used for operation sequencing.

1. Data Routing

A two digit 7-Segment display uses two 7-Segments Display digits connected to two BCD to 7-Segment display circuits. To display the number 29 the BCD number 0010 representing the MSD is applied at the inputs of the BCD to 7-Segment display circuit connected to the MSD 7-Segment Display Digit. Similarly, the BCD input 1001 representing the numbers 9 is applied at the inputs of the LSD display circuit. The circuit uses two BCD to 7-Segment decoder circuits to decode each of the two BCD inputs to the respective 7-

Segment display outputs. Figure 18.5. The display circuit can be implemented using a single BCD to 7-Segment IC and a Multiplexer.




Figure 18.5 2-Digit Decimal Display Circuit

To fully understand the working of the alternate circuit it is essential to understand the working of the 7-Segment Display Digit. 7-Segment Display Digits are implemented using 7 LEDs (Light Emitting Diodes) connected in the form of number 8. To turn on a LED, its Anode is connected to +5 volts and its Cathode is connected to Ground or 0 volts. 7-Segment displays are of two types, the Common Anode type and the Common Cathode type.

a. Common Anode 7-Segment Display

The Common Anode 7-Segment Display has positive end of each of the seven display segments (LEDs) connected together. To display any segment the Common Anode of the display has to be connected to +5 volts and the other end of each segment has to be connected to 0 volts. Figure 18.6a

b. Common Cathode 7-Segment Display

The Common Cathode 7-Segment Display has negative end of each of the seven display segments (LEDs) connected together. To display any segment the Common Cathode of the display has to be connected to 0 volts and the other end of each segment has to be connected to +5 volts. Figure 18.6b.




Figure 18.6 Common Anode and Common Cathode 7-Segment Displays

The alternate 2-digit display circuit based on a multiplexer and a BCD to 7-Segment Decoder is shown in figure 18.7. The BCD numbers of the two digits to be displayed are applied at the inputs A and B of the multiplexer. The 4-bit output of the Multiplexer is connected to the 4-bit input of the BCD to 7-Segment Decoder circuit. The 7-Segment output of the Decoder is connected to the 7 segments of both the Common Cathode Displays. The MSD/LSD input is connected to the select input of the Multiplexer, the Common Cathode of the MSD and the Common Cathode of the LSD through a NOT gate. The MSD is applied at Input A, and the LSD at input B. To Display the MSD the MSD/LSD input is set to 0. The BCD number at Input A of the multiplexer is selected and routed through the BCD to 7-Segment Decoder to both the two 7-Segment Displays. Since the MSD/LSD input is 0 therefore the MSD display is selected and the MSD is displayed. The MSD/LSD input is switched to 1, which selects the BCD at input B which is routed through the Multiplexer to the 7-Segment Decoder and ultimately to the 7-segment displays. Since the MSD/LSD is set to 1, the Common Cathode of the LSD is connected to zero, thus the number at input B of the multiplexer is displayed on the LSD display. The MSD/LSD input is rapidly switched between 0 and 1 to allow both the digits to be seen on the 2-digit display. This circuit can be expanded to incorporate any number of digits.




Figure 18.7 2-Digit Decimal Display using a Multiplexer

2. Parallel to Series Conversion

In a Digital System, Binary data is used and represented in parallel. Parallel data is a set of multiple bits. For example, a nibble is a parallel set of 4-bits, a byte is a parallel set of 8 bits. When two binary numbers are added, the two numbers are represented in parallel and the parallel adder works and generates a sum term which is also in parallel.

Transmission of information to remote locations through a piece of wire requires that the parallel information (data) be converted into serial form. In a serial data representation, data is represented by a sequence of single bits. An 8-bit parallel data can be transmitted through a single piece of wire 1-bit at a time. Transmitting 8-bits simultaneously (in parallel form) requires 8 separate wires for the 8-bits. Laying of 8 wires across two remote locations for data transfer is expensive and is therefore not practical. All communication systems set up across remote locations use serial transmission.

An 8-bit parallel data can be converted into serial data by using an 8-to-1 multiplexer such as 74X151 which has 8 inputs and a single output. The 8-bit data which is to be transmitted serially is applied at the 8 inputs I_0-7 of the multiplexer. A three bit counter which counts from 0 to 7 is connected to the three select inputs S_0, S_1 and S_2 . The counter is connected to a clock which sends a clock pulse to the counter every 1 millisecond. Initially, the counter is reset to 000, the I_0 input is selected and the data at input I_0 is routed to the output of the multiplexer. On receiving the clock signal after 1 millisecond the counter increments its count from 000 to 001 which selects I_1 input of the multiplexer and routes the data present at the input to the output. Similarly, at the next clock pulse the counter increments to 010, selecting I_2 input and routing the data to the output. Thus after 8 milliseconds the parallel data is routed to the output 1-bit at a time. The output of the multiplexer is connected to the wire through which the serial data is transmitted. Figure 18.8




Figure 18.8a Parallel to Serial Conversion




Figure 18.8b Timing diagram of the Parallel to Serial Conversion Circuit

3. Logic Function Generator

Multiplexers can be used to implement a logic function directly from the function table without the need for simplification. The select inputs of the multiplexer are used as the function variables. The inputs of the multiplexer are connected to logic 1 and 0 to represent the missing and available terms. The three variable function table and its 8-to-1 multiplexer based function implementation is shown in figure 18.9




Figure 18.9 Logic Function Generator based on 3-variable logic function table

4. Operation Sequencing

Many industrial applications have processes that run in a sequence. A paint manufacturing plant might have a four step process to manufacture paint. Each of the four steps runs in a sequence one after the other. The second step can not start before the first step has completed. Similarly, the third and fourth step of the paint manufacturing process can not proceed unless steps two and three have completed. It is not necessary that each of the manufacturing steps is of the same duration. Each manufacturing step can have different time

duration and can be variable depending upon the quantity of paint manufactured or other parameters. Normally, the end of each step in the manufacturing process is indicated by a signal which is actuated by some machine which has completed its part of the manufacturing process. On receiving the signal the next step of the manufacturing process is initiated.

The entire sequence of operations is controlled by a Multiplexer and a Decoder circuit. Figure 18.10. The manufacturing processes are started by resetting the 2-bit counter to 00. The counter output is connected to the select input of the Multiplexer and the inputs of the Decoder which selects the Multiplexer input I0 and activates the Decoder output Y0. The Decoder output is connected to initiate the first process. When the process completes it indicates the completion of the process by setting its output to logic 1. The output of Process 1 is connected to I0 input of the Multiplexer. When Process 1 sets its output to 1 to indicate its completion, the logic 1 is routed by the Multiplexer to the clock input of the 2-bit counter. The counter on receiving logic 1 increments its count to 01, which selects I1 input of the Multiplexer and the Y1 output of the Decoder. The input to Process 1 is deactivated and Process 2 is activated by Y1. On completion of Process 2 its output is set to logic 1, which is routed by the multiplexer to the clock input of the 2-bit counter which increments to the next count. This continues until Process 4 signals its completion after which the Decoder and the Multiplexer is deselected completing the manufacturing process.




Figure 18.10 Control of Manufacturing process through Operation Sequencing

DEMULTIPLEXER

A Multiplexer has several inputs. It selects one of the inputs and routes the data at the selected input to the single output. Demultiplexer has an opposite function to that of the Multiplexer. It has a single input and several outputs. The Demultiplexer selects one of the several outputs and routes the data at the single input to the selected output. A demultiplexer is also known as a Data Distributor.

The circuit diagram of a 1-to-4 line Demultiplexer is shown. Figure 19.1. The circuit is compared to that of the 2-to-4 Decoder. The Decoder enable input is used as the Demultiplexer data input. A Demultiplexer is not available commercially. A Demultiplexer is available as a Decoder/Demultiplexer chip which can be configured to operate as a Demultiplexer or a Decoder.

The circuit of the 1-to-4 Demultiplexer is similar to the 2-to-4 Binary Decoder described earlier figure 16.9. The only difference between the two is the addition of the Data Input line, which is used as enable line in the 2-to-4 Decoder circuit figure 16.10. Assuming the select inputs I_1 and I_0 are set to 1 and 0 respectively. The O_2 output is set to 1 if the Data input is 1 or it is set to 0 if the Data input is 0.




Figure 19.1 1-to-4 Demultiplexer

Applications of Demultiplexer

Demultiplexer is used to connect a single source to multiple destinations. One use of the Demultiplexer is at the output of the ALU circuit. The output of the ALU has to be stored in one of the multiple registers or storage units. The Data input of the Demultiplexer is connected to the output of the ALU. Each output of the Demultiplexer is connected to each of the multiple registers. By selecting the appropriate output data from the ALU is routed to the appropriate register for storage.

The second use of the Demultiplexer is the reconstruction of Parallel Data from the incoming serial data stream. Serial data arrives at the Data input of the Demultiplexer at fixed time intervals. A counter attached to the Select inputs of the Demultiplexer routes the incoming serial bits to successive outputs where each bit is stored. When all the bits have been stored, data can be read out in parallel. Figure 19.2




Figure 19.2 Demultiplexer as a Serial to Parallel Converter

Programmable Logic Devices

Programmable Logic Devices are used in many applications to replace the Logic gates and MSI chips. PLDs save circuit space and reduce and save the cost of components in a Digital Circuit. PLDS consists of Arrays of AND gates and OR gates that can be programmed to perform specific functions.

Programmable Arrays of AND Gates and OR Gates

The array is essentially a grid of conductors that forms rows and columns with a fuse connecting each column conductor with each row conductor. The fuses can be blown to disconnect a particular column from a particular row. The OR gate array consists of the grid and OR gates. Similarly the AND gate array consists of the grid and AND Gates. Figure 19.3

Each column conductor in the grid represents a single variable or its complement. A grid of several column conductors represents several variables and their complements. Each OR and AND gate in the array is connected to each of the variables through horizontal conductors. When all the fuses are intact, all variables are present at the inputs of all the OR and AND gates. The OR and AND gates can be configured to have specified literals connected to their inputs by blowing away appropriate fuses which are blown through programming. A programmed OR array has sum terms at the output of its OR gates. Similarly a programmed AND array has product terms at its output. Figure 19.4




Figure 19.3a OR Gate Array




Figure 19.3b AND Gate Array




Figure 19.4a Programmed OR Gate Array




Figure 19.4b Programmed AND Gate Array

An alternate implementation of the grid is with no fuses, the grid column and row conductors are not connected to each other. A specific column conductor can be connected to a row conductor by shorting the column and row conductors. Both the methods in which a fuse is blown to disconnect a column from a row and the shorting method in which a column is connected to a row can only be done once. Thus when an array has been configured to perform a function it can not be reprogrammed.

Programmable Logic Devices have an array of AND gates and an array of OR gates either or both of which can be programmed. There are different types of PLDs, they are

classified according to their architecture which allows either both the arrays to be programmed or only one of the two arrays.

1. Programmable Read-Only Memory (PROM)

The PROM consists of a fixed non-programmable AND array configured as a decoder and a programmable OR array. Figure 19.5. The PROM is used as a storage device which stores information at addressable locations. It has limited applications and is not used as a logic device. PROM architecture and details are discussed in latter lectures.

2. Programmable Logic Array (PLA)

The PLA consists of a programmable AND array and a programmable OR array. Figure 19.6. It has been designed to overcome the limitations of a PROM. PLA is also known as a Field-Programmable Logic Array as it can be programmed by the user and not by the manufacturer.




Figure 19.5 Block diagram of a PROM




Figure 19.6 Block diagram of a PLA

3. Programmable Array Logic (PAL)

The PAL has been designed to overcome the longer delays and the complex circuitry associated with the PLA due to two programmable arrays. The PAL has programmable AND array and a fixed OR array. Figure 19.7




Figure 19.7 Block diagram of a PAL

4. Generic Array Logic (GAL)

The GAL has a reprogrammable AND array and a fixed OR array with programmable output logic. Figure 19.8. The main difference between GAL and PAL are the reprogrammable AND array which can be programmed again and again, unlike PAL AND array which can be programmed once. GAL uses E²CMOS technology which is Electrically Erasable CMOS instead of Bipolar technology and fusible links. The other difference is the programmable outputs.




Figure 19.8 Block diagram of a GAL

All the four PLD devices use AND arrays followed by OR arrays. Therefore they all allow implementation of Sum-of-Product Boolean expressions.

PAL Circuit and Programming

A simplified PAL structure is shown where the AND array has been programmed to generate three product terms which are added together by the OR array. Figure 19.9




Figure 19.9 PAL programmed to implement an SOP function




Figure 19.10 Simplified diagram of programmed PAL

PALs have many inputs and multiple outputs connected through a large number of AND gates and OR gates. Drawing the circuit diagram of a PAL having multiple gates each having multiple inputs becomes difficult. PALs have Buffers at the inputs which produce the actual variable and its complement. The multiple input lines to an AND gate array are represented by a single line with a slash indicating the number of inputs. The cross indicates

the fuses that are intact showing a connection between the vertical line and horizontal line of the AND array. Figure 19.10

PAL Outputs

PALs typically have 8 or more inputs to the AND array and 8 or less outputs from the fixed OR array. Some PALs have combined inputs and outputs that can be programmed as either inputs or outputs. PAL output logic can be configured according to the application of the PAL. The modified block diagram representing a PAL showing the output of the OR Array connected to output logic which allows the outputs to be configured is shown in figure 19.11. The three types of outputs are

- Combinational Output used for an SOP function and is available as an active-high or active-low output. Figure 19.12a
- Combinational Input/Output is used when the output is connected back to the input of the PAL or if the output pin is used as an input only. Figure 19.12b
- Programmable polarity output is used to either select the output function or its complement by programming an XOR gate at the output. Figure 19.12c




Figure 19.11 Block diagram of a PAL with programmable outputs




Figure 19.12a Combinational Output with active-low output

The output of the OR gate from the OR gate Array is shown to be connected to a tri-state buffer input. The tri-state buffer can be activated or deactivated through the control line shown connected to its side. The Combinational Output for an SOP function is implemented by activating the tri-state buffer which allows the output of the OR gate to be inverted by the tri-state buffer and passed to the output of the PAL device. An active-high output can be obtained if the PAL device has active-high output tri-state buffers.




Figure 19.12b Combinational Input/Output with active-low output

The Combinational input/output function is used when the output of the OR gate has to be connected back to the input of the AND Gate. As shown in the figure the output of the tri-state buffer is connected to the input of an inverting and non-inverting buffer which allows the inverted and non-inverted outputs of the OR gate to be connected to the input of the AND gate array. Secondly, by deactivating the tri-state buffer connected at the output of the OR Gate, the output pin is configured as an input pin. External signals connected to the output pin are passed to the input of the AND array.




Figure 19.12c Programmed Polarity output

The Programmed Polarity output has the output of the OR gate connected through an XOR gate to the tri-state buffer. The XOR gate allows the output of the OR gate to be set to active-high or active-low. When the second input of the XOR gate is connected to ground, the output of the XOR gate is the same as the output of the OR gate. When the fuse of the XOR gate input is blown to set the input to logic high, the output of the XOR gate is opposite of the OR gate output.

PAL Identification

PALs come in different configurations they are identified by unique number. The numbers begin with the prefix PAL followed by two digits that indicate the number of inputs followed by a letter L active-low, H active-high or P programmable polarity followed by a single or two digits that indicate the number of outputs. In addition to the standard number there may be suffixes which specify the speed, package type and temperature range. Figure 19.13




Figure 19.13 Standard PAL Numbering

PLA Circuit and Programming




Figure 19.14 A 4 x 3 PLA Device

Programmable Logic Array as mentioned earlier has a programmable AND and OR arrays. A PLA can be programmed to implement any Sum-of-Product logic expressions, limited by the parameters of the PLA device. The limitations are

- Number of inputs (n)
- Number of outputs (m)

- Number of product terms (p)

Such a device is described as an $n \times m$ PLA device with p product terms. The simplified diagram of a PLA 4×3 device is shown in the figure 19.14. The four inputs I_1, I_2, I_3 and I_4 are shown connected through input buffers to the input of the AND gate array. The Input buffers provide the un-complemented and complemented input signals. Each of the 6 AND gates which provide six product terms P_1, P_2, P_3, P_4, P_5 and P_6 have 8 inputs. The outputs of each of the six AND gates are connected to the input of the OR gate array. Each of the three OR gates six inputs. Each OR gate can thus perform a sum operation on six product terms.

The PLA allows both its AND Gate array and the OR gate array to be programmed independently. The 4×3 PLA programmed with three separate functions is show in figure 19.15. The product terms generated are

$$P_1 = I_1 \cdot \bar{I}_2 \cdot \bar{I}_4$$

$$P_2 = \bar{I}_1 \cdot \bar{I}_2 \cdot I_3$$

$$P_3 = I_1 \cdot I_2 \cdot I_3 \cdot \bar{I}_4$$

$$P_4 = I_1 \cdot I_3 \cdot I_4$$

$$P_5 = I_2 \cdot I_4$$

$$P_6 = \bar{I}_1 \cdot I_2 \cdot \bar{I}_3 \cdot \bar{I}_4$$

The first OR gate sums product terms P_1, P_2, P_3 and P_5 , the fuses for these product terms are seen to be intact. The second OR gate sums the product terms P_2, P_4 and P_6 . The third OR gate sums the product terms P_1, P_3, P_4 and P_6 . The three sum-of-product terms are

$$O_1 = I_1 \cdot \bar{I}_2 \cdot \bar{I}_4 + \bar{I}_1 \cdot \bar{I}_2 \cdot I_3 + I_1 \cdot I_2 \cdot I_3 \cdot \bar{I}_4 + I_2 \cdot I_4$$

$$O_2 = \bar{I}_1 \cdot \bar{I}_2 \cdot I_3 + I_1 \cdot I_3 \cdot I_4 + \bar{I}_1 \cdot I_2 \cdot \bar{I}_3 \cdot \bar{I}_4$$

$$O_3 = I_1 \cdot \bar{I}_2 \cdot \bar{I}_4 + I_1 \cdot I_2 \cdot I_3 \cdot \bar{I}_4 + I_1 \cdot I_3 \cdot I_4 + \bar{I}_1 \cdot I_2 \cdot \bar{I}_3 \cdot \bar{I}_4$$




Figure 19.15 Programmed 4 x 3 PLA Device

CS Study With Amir

IMPLEMENTING CONSTANT 0S AND 1S

The PLA can be programmed to give an output of constant 0 or 1. Figure 20.1. All the four inputs and their complements are shown connected to the first AND gate. The product term generated by the AND gate is 0. $P1 = 0$. The P1 product term is connected to the input of first OR gate. Thus the output of OR gate is 0. The inputs to the second AND gate are disconnected, thus the product term generated by the AND gate is a 1. $P2 = 1$. The P2 term is connected to the input of the second OR gate, therefore the output of the second OR gate is a 1. No product term is connected to the input of the third OR gate, therefore the output of the third OR gate is 0.




Figure 20.1 4 x 3 PLA Device programmed for 0, 1 and 0 output

Implementing Odd-Prime Number Function

The Odd-Prime Number generator can be implemented by programming the 4 x 3 PLA. Due to the limitations of the PLA which only has six product term (six AND gates), only the first six Odd-Prime numbers 1, 3, 5, 7, 11 and 13 can be detected. Additional two outputs are programmed to detect Odd-Prime multiples of 15 and 39 respectively. The six product terms represented by P1, P2, P3, P4, P5 and P6 are minterms 1, 3, 5, 7, 11 and 13. The first OR gate sums the six minterms (product terms) to give an output of 1 when any one of the first six Odd-Prime numbers is applied at the inputs I1, I2, I3 and I4 of the PLA respectively. The second OR gate sums the minterms 1, 3 and 5. Thus the output of the second OR gate is a 1

when any of the three minterms is applied at the PLA inputs. Similarly, the third OR gate sums the minterms 1, 3 and 13 and the output is set to logic 1 when any one of the three inputs are detected at the input of the PLA. Figure 20.2.




Figure 20.2 4 x 3 PLA Device programmed to Detect Odd-Prime Numbers

GAL Operation

The GAL has a reprogrammable AND gate array and a fixed OR array. GAL can be reprogrammed as instead of fuses E²CMOS logic is used which can be programmed to connect a column with a row. The E²CMOS logic at each column–row intersection is known as a cell. Figure 20.3. The E²CMOS cell in the ‘on’ state connects the column with the row and a cell in the ‘off’ state disconnects the column and row. Appropriate cells are programmed to the ‘on’ state to allow appropriate literals to be connected to the AND gates which generate product terms. The simplified GAL structure shows the implementation of an SOP function. Figure 20.4




Figure 20.3 Simplified E²CMOS array structure of GAL

A typical Gal has eight or more inputs to the reprogrammable AND array and 8 or more input/outputs from its 'Output Logic Macro Cells' OLMCs. The OLMCs can be programmed to Combinational Logic or Registered Logic. Combinational Logic is used for combinational circuits, where as Registered Logic is based on Sequential circuits. Figure 20.5




Figure 20.4 GAL implementation of an SOP function




Figure 20.5 Block diagram of a GAL

GALs are also available in a variety of configurations. GALs are identified by a prefix GAL followed by a 2-digit number indicating the number of inputs which is followed by V indicating variable output configuration followed by a number which indicates the number of outputs. Figure 20.6




Figure 20.6 Standard GAL Numbering

Programming of PLDs

PLDs are programmed with the help of computer which runs the programming software. The computer is connected to a programmer socket in which the PLD is inserted for programming. PLDs can also be programmed when they are installed on a circuit board.

The programming of a PLD device involves entering the logic function in the form of a Boolean equation, truth table or a state diagram. Any errors during the entry process are corrected. The software compiler processes the information in the input file and translates it into a suitable format. The compiler also minimizes the logic. The minimized logic is then tested by using a set of hypothetical inputs known as test vectors. The testing verifies the design of the logic circuit before committing it to the PLD. If any flaws are detected during the testing process the design must be debugged and submitted for recompilation. Once the design has been finalized a documentation file is produced along with a fuse map file which is downloaded to the programmer which programs the PLD device inserted in the programmer socket.

PLDs have In-System Programming (ISP) capability that allows the PLDs to be programmed after they have been installed on a circuit board. A standard 4-wire interface is used for programming the In-System PLD. ISP capability allows systems to be upgraded by reprogramming the PLD.

The GAL22V10

The GAL22V10 is a popular GAL device having twelve inputs and ten inputs/outputs. The device is available as low-voltage 3.3v version. It is also available as an ISP version. The device has ten OLMCs that can be programmed to different output modes. The ten OLMCs receive different number of inputs from the programmable AND gate array. Figure 20.7. Of the ten OLMCs, two have eight inputs, two have ten inputs, two have twelve inputs, two have fourteen and two have sixteen inputs. Each OLMC can be programmed for active-high, active-low output or it can be programmed as an input.

The circuit diagram of an OLMC is shown in figure 20.8. The OLMC consists of a flip-flop which is a sequential logic device which stores the information at the output of the OR gate. Flip-flops will be discussed latter. The output and the complemented output of the flip-flop are connected to the two inputs of the 4-to-1 MUX. The remaining two inputs of the MUX are connected to the OR gate output and its complemented output. The output of the MUX is connected to the output through a tri-state buffer. The output is also connected to the input of

a 2-to-1 MUX. The other input of the 2-to-1 MUX is connected to the complemented output of the flip-flop. The output of the 2-to-1 MUX and its complemented output is connected to the input of the AND array. The select inputs S_0 and S_1 select the appropriate 4-to-1 MUX input to be routed to the output or the input. The S_1 select input of the 2-to-1 MUX is used to route the appropriate input to the input of the AND array. The select bits S_0 and S_1 are programmed in a dedicated group of cells in the array which are separate from the logic array cells.




Figure 20.7 Block diagram of the GAL22V10




Figure 20.8 Circuit Diagram of OLMC

The four OLMC configurations are

- Combination Mode with active-low output
- Combinational Mode with active-high output
- Registered Mode with active-low output
- Registered Mode with active-high output

OLMC Combinational Mode

When the select inputs S_0 and S_1 are set to 0 and 1 respectively, the 4-to-1 MUX selects the OR gate output and the output is active-low because of the inversion by the tri-state buffer. When the select inputs are set to 1 and 1 respectively, the MUX selects the complement of the OR gate output. The output of the OLMC is active-high due to double inversion.

Tri-State Buffers

Tri-State Buffer is a NOT gate with a control line that disconnects the output from the input. When the control line is high the buffer operates like a NOT gate and when the control line is low the output is disconnected from the output and high impedance is seen at the output. Tri-state buffers are used to disconnect the outputs of devices which are connected or share a common output line. Figure 20.9




Figure 20.9a Tri-State Buffer




Figure 20.9b Tri-State Buffer operating as a NOT gate




Figure 20.9c Tri-State Buffer in High-Impedance State

Referring to the OLMC logic circuit. Figure 20.8. When the control input to the tri-state buffer is set to low, the output of the buffer is set to high impedance disconnecting the OLMC from the output pin. The output pin is used as an input pin.

The GAL22V10 Array




Figure 20.10 Detailed Connection to the first OLMC of GAL22V10

The GAL22V10 has 22 inputs organized as 44 lines, one for each input and its complement. Each AND gate has 44 inputs connected to the 44 input lines. Detailed

connection of the first OLMC to the AND array is shown in figure 20.8. The vertical lines in groups of four represent the inputs. Thus the first group of four vertical lines represents the input from the GAL input pin and the input from the OLMC. The horizontal lines represent the product terms. The first OLMC has ten input product terms. Out of the ten product terms, eight product terms are connected to the OR gate in the first OLMC. Out of the remaining two product terms, the first product term is used to control the tri-state buffer and the other is used for reset in the Registered mode for all OLMCs.

Each OLMC ORs the product term to give a single sum of product term. The GAL has ten such OLMCs therefore a total of ten Sum-of-Product terms can be implemented.

Programming the GAL22V10

Figure 20.11 shows the programmed GAL for the Boolean expression $X = ABCDEF + \overline{A}BCDEF + \overline{A}\overline{B}CDEF + \overline{A}\overline{B}\overline{C}DEF + \overline{A}\overline{B}\overline{C}\overline{D}EF + \overline{A}\overline{B}\overline{C}\overline{D}\overline{E}F + \overline{A}\overline{B}\overline{C}\overline{D}\overline{E}\overline{F}$




Figure 20.11 GAL22V10 programmed for Boolean Function

In the figure 20.9 the GAL has been programmed for a six variable Boolean function. The six variables are connected at the six inputs of the GA device. The figure shows the connection detail for the first variable A. The first group of four vertical lines represents the variable A and its complement \overline{A} . The remaining two lines in the group are not used receive the un-complemented and complemented output from the OLMC. Similarly, the second group of four vertical lines are connected to the second input pin of the GAL which is connected to a signal representing variable B. The next four sets of four vertical lines represent input pins 3, 4, 5 and 6 which are connected to variables C, D, E and F. The Boolean expression that is implemented has seven product terms. The first OLMC has eight input product terms, thus it can be used to program the Boolean expression. The output of the first AND gate generates the first product term of the Boolean expression. Similarly, the 2nd to 7th AND gates generate the remaining six product terms respectively. The eight input OR gate (not shown) in the OLMC block generates the sum of product terms. The last group of vertical lines is used to control the tri-state buffer connected at the output of the OLMC. The diagram shows that it has

been set to high to allow the tri-state buffer connect the OLMC output to the output pin of the GAL.

,QWURGXFWRQ WR \$%/

\$%/ ZKLFK LV DQ DFURQ\ P IRU \$GYDQFHG %RROHDQ ([SUHVVRQ /DQJXDJH LV D KDUGZDUH
GHVFULSWLRQ ODQJXDJH XVHG IRU LPSOHPHQWLQJ ORJLF GHVLJQV XVLQJ 3/V \$%/ LV D GHYLFH
LQGSHQGHQW ODQJXDJH DQG FDQ EH XVHG WR SURJUDP DQ\ WSH RI 3/

\$%/ LV UXQ RQ D FRPSXWHU FRQQHFWHG WR D 3/ SURJUDPPHU ZKLFK SURJUDPV WKH 3/

\$%/ SURYLGHV WKUHH GLIHUHQW WH[W EDVHG PHWKRGV IRU GHVFULELQJ DQG HQWHULQJ D ORJLF GHVLJQ
7KH WKUHH PHWKRGV DUH

‡ %RROHDQ (TXDWLRQV

‡ 7UXWK 7DEOHV

‡ 6WDWH 'LDJUDP

7KH %RROHDQ (TXDWLRQV DQG WKH 7UXWK 7DEOH PHWKRG DUH XVHG IRU &PELQDWLRQDO /RJLF &LUFXLWV

7KH 6WDWH 'LDJUDP LV XVHG VSHFLILFDOO\ IRU 6HTXHQWDO /RJLF FLUFXLWV 7KH %RROHDQ (TXDWLRQV DQG
WKH 7UXWK 7DEOH PHWKRG FDQ DOVR EH XVHG IRU GHVFULELQJ DQG HQWHULQJ 6HTXHQWDO /RJLF &LUFXLWV

CS Study With Amir

THE GAL16V8

This device has eight inputs, two special function input pins and eight pins that can be used as inputs or output. The architecture of the GAL16V8 is similar to that of a PAL and it is designed to be programmed in one of the three available modes to emulate most of the existing PALs, thus replacing the PAL. The three modes in which PALs are programmed are

- Simple
- Complex
- Registered

The simple and complex modes are associated with the Combinational Logic whereas the Registered mode is associated with Sequential Logic.

The GAL16V8 has eight OLMCs each connected to eight product terms. Each product term is implemented using a 32-bit input AND gate. The 32 inputs comprise of the 16 complemented and un-complemented inputs of the 8 input pins and 16 complemented and un-complemented inputs of the 8 input/output pins that can be configured as input pins.

OLMC for GAL16V8

The OLMC of the GAL16V8 is similar to the OLMC of the GAL22V10 with some enhancements. The main aspects of the GAL16V8 OLMC are

Tri-state Buffer and OLMC output pin

The tri-state buffer connecting the output of the OLMC circuit to the output pin is controlled through four different sources. The tri-state buffer control input can be connected in four different ways.

1. Connected to V_{cc} . The output is always enabled.
2. Connected to GND. The output is disabled and the output pin is configured as an input pin.
3. Connected to the external pin (11) which can be connected to V_{cc} or GND. The tri-state buffer is therefore controlled externally by applying an appropriate signal at the pin.
4. Connected to the output of one of the eight AND gates connected to the OLMC. Thus the tri-state buffer is controlled by a logical expression.

The feedback from the OLMC to the AND Gate array input

The OLMC can be configured to provide a feedback input signal to the AND gate array input. There are three possibilities.

1. Connecting the feedback signal line to the output of the OLMC. This allows the output of the OLMC to be connected back to the AND gate array input. This allows implementation of Sequential Logic circuits.
2. Connecting the feedback signal line to the output of the adjacent OLMC. This also allows implementation of Sequential Logic circuits.
3. Connecting the feedback signal line to a flip-flop. This allows implementation of synchronized Sequential circuits.

The output of the Sum of Product term

The OR gate used to implement the Sum-of-Product term has its output connected to the output pin through the tri-state buffer. The tri-state buffer is also connected to the output from the flip-flop. Thus either of the two inputs to the tri-state buffer can be selected. The output of the OR gate can also be programmed for output polarity by configuring the XOR gate connected at the output of the OR gate.

Simple Mode

In the Simple Mode the OLMC is configured as dedicated active combinational output or as dedicated input (limited to six). Three possible combinations of the Simple Mode are

- Combinational Output. Figure 21.1
- Combinational Output with feedback to AND Array. Fig 21.2
- Dedicated input. Fig 21.3




Figure 21.1 Combinational Output

In the Combinational Output the OLMC is configured to give an output which is either active-low or active-high. The active-state of the output is determined by the XOR input. The tri-state buffer control pin is set to logic high by connecting it to V_{cc} . The Sum-of-Product term generated by the OR gate has eight product terms.




Figure 21.2 Combinational Output with feedback to AND array

The Combinational Output with feedback to AND array is similar. The tri-state control pin is set to logic high (V_{cc}), the XOR gate input determines the active-state of the output. The signal at the output is also connected to the input of the AND array through the buffer which provides inverting and non-inverting outputs. The feedback capability is limited to six OLMCs as they have a physical connection from the tri-state buffer output to the AND gate array input. OLMCs connected to input/output pins 15 and 16 do not have the feedback path therefore they can not be programmed with Combinational output with feedback.




Figure 21.3 Dedicated Input

In the Dedicated Input configuration the tri-state buffer is configured in the high impedance state by setting the control pin of the tri-state buffer to low (GND). Thus the output pin is connected to an input signal which is passed to the input of the AND Array in its complemented and un-complemented form by the buffer.

Complex Mode

In this mode the OLMCs can be configured in two ways. In the complex Mode the tri-state control is formed by a logical expression, this leaves seven product terms that can be used to form a sum-of product expression. Two possible combinations of the Complex Mode are

- Combinational Output. Fig. 21.4
- Combinational Input/Output. Fig. 21.5




Figure 21.4 Combinational Output

The tri-state buffer is enabled by connecting the control input of the buffer to the output of one of the AND gate. Thus the tri-state buffer is controlled by programming a product term. Similarly, the Combinational Input/Output Mode is also implemented by connecting the tri-state buffer control input to the output of the AND gate. OLMCs which have the feedback path connecting the output to the input of the AND gate array can be used in this mode.




Figure 21.5 Combinational Input/Output

Introduction to ABEL

ABEL which is an acronym for Advanced Boolean Expression Language is a hardware description language used for implementing logic designs using PLDs. ABEL is a device-independent language and can be used to program any type of PLD. ABEL is run on a computer connected to a PLD programmer which programs the PLD.

ABEL provides three different text-based methods for describing and entering a logic design. The three methods are

- Boolean Equations
- Truth Tables
- State Diagrams

The Boolean Equations and the Truth Table method are used for Combinational Logic Circuits. The State Diagram is used specifically for Sequential Logic circuits. The Boolean Equations and the Truth Table method can also be used for describing and entering Sequential Logic Circuits.

Boolean Operations and Boolean Notations

The NOT, AND, OR and XOR operations have special symbols in ABEL as shown in table 21.1

| Logic Operation | ABEL Symbol |
|-----------------|-------------|
| NOT | ! |
| AND | & |
| OR | # |
| XOR | \$ |

Table 21.1 ABEL Symbols for logic operations

The standard Boolean notations in terms of ABEL notations are defined in table 20.2. The operators !, &, # and \$ have precedence in the order given in table.

| Boolean Notation | ABEL Notation |
|------------------|---------------|
| A | !A |
| A.B | A&B |
| A + B | A#B |
| A ⊕ B | A\$B |

Table 21.2 Boolean and equivalent ABEL Notations

3. Boolean Equations

One of the ABEL entry methods uses logic equations. In ABEL any letter or combination of letters and numbers can be used to identify variables. ABEL however is case-sensitive, thus variable 'A' is treated separately from variable 'a'. All ABEL equations must end with ';'. Figure 21.6

Boolean expression $F = \overline{A}B + A\overline{C} + \overline{B}D$
 ABEL expression $F = A \& !B \# A \& C \# !B \& !D;$

Figure 21.6 ABEL representation of Boolean expression

Multiple Inputs and Outputs

In some cases, multiple input and output variables can be grouped as a set to simplify an equation. Fig 21.7. Thus D_0, D_1 and D_2 input or output variables can be defined by a single variable D using the ABEL notation $D = [D_0, D_1, D_2]$;

A 4-input 4-bit Multiplexer is represented by the function table 21.3. The Boolean expressions representing the operation of the MUX are shown in figure 21.7.

| Select Inputs | | Outputs | | | |
|---------------|-------|---------|-------|-------|-------|
| S_1 | S_0 | Y_3 | Y_2 | Y_1 | Y_0 |
| 0 | 0 | A_3 | A_2 | A_1 | A_0 |
| 0 | 1 | B_3 | B_2 | B_1 | B_0 |
| 1 | 0 | C_3 | C_2 | C_1 | C_0 |
| 1 | 1 | D_3 | D_2 | D_1 | D_0 |

Table 21.3 Truth Table of 4-input 4-bit MUX

$$Y_3 = A_3 \overline{S_1} \overline{S_0} + B_3 \overline{S_1} S_0 + C_3 S_1 \overline{S_0} + D_3 S_1 S_0$$

$$Y_2 = A_2 \overline{S_1} \overline{S_0} + B_2 \overline{S_1} S_0 + C_2 S_1 \overline{S_0} + D_2 S_1 S_0$$

$$Y_1 = A_1 \overline{S_1} \overline{S_0} + B_1 \overline{S_1} S_0 + C_1 S_1 \overline{S_0} + D_1 S_1 S_0$$

$$Y_0 = A_0 \overline{S_1} \overline{S_0} + B_0 \overline{S_1} S_0 + C_0 S_1 \overline{S_0} + D_0 S_1 S_0$$

Figure 21.7 Boolean expressions representing a 4-input 4-bit MUX
The ABEL notations representing the operation of the MUX are shown in figure 21.8.

$$Y3 = A3 \& !S1 \& !S0 \# B3 \& !S1 \& S0 \# C3 \& S1 \& !S0 \# D3 \& S1 \& S0;$$

$$Y2 = A2 \& !S1 \& !S0 \# B2 \& !S1 \& S0 \# C2 \& S1 \& !S0 \# D2 \& S1 \& S0;$$

$$Y1 = A1 \& !S1 \& !S0 \# B1 \& !S1 \& S0 \# C1 \& S1 \& !S0 \# D1 \& S1 \& S0;$$

$$Y0 = A0 \& !S1 \& !S0 \# B0 \& !S1 \& S0 \# C0 \& S1 \& !S0 \# D0 \& S1 \& S0;$$

Figure 21.8 ABEL notations representing a 4-input 4-bit MUX

The four ABEL notations can be represented by a single notation if variables A_3, A_2, A_1 and A_0 are defined as a set A . Similarly, sets B, C and D can be defined. Figure 21.9

$$A = [A_3, A_2, A_1, A_0];$$

$$B = [B_3, B_2, B_1, B_0];$$

$$C = [C_3, C_2, C_1, C_0];$$

$$D = [D_3, D_2, D_1, D_0];$$

$$Y = [Y_3, Y_2, Y_1, Y_0];$$

$$S = [S_1, S_0];$$

The ABEL notation representing the MUX is

$$Y = (S == 0) \& A \# (S == 1) \& B \# (S == 2) \& C \# (S == 3) \& D;$$

The '=' is a relational operator

Figure 21.9 ABEL representation of multiple inputs and outputs

4. Truth Table

ABEL accepts a logical design described in the form of a Truth Table. Truth Tables are sometimes more convenient in describing certain logic circuits. The ABEL Truth Table format includes a header and the truth table entries.

```
TRUTH_TABLE    ([ A, B, C, D] → [ X1, X2])
```

A, B, C and D are the inputs and X1 and X2 are the outputs.

The truth table of an XOR gate is represented by the ABEL Truth Table notation. Figure 21.10.

```
TRUTH_TABLE    ([ A, B] → [X])
                [0, 0] → [0];
                [0, 1] → [1];
                [1, 0] → [1];
                [1, 1] → [0];
```

Figure 21.10 ABEL representation of the Truth table of an XOR gate

The 2-bit Comparator logic circuit can be described in terms of the truth table using ABEL notations. Fig 21.11

```
TRUTH_TABLE    ([ A1, A0, B1, B0] → [G, E, L])
                [0, 0, 0, 0] → [0, 1, 0];
                [0, 0, 0, 1] → [0, 0, 1];
                [0, 0, 1, 0] → [0, 0, 1];
                [0, 0, 1, 1] → [0, 0, 1];
                [0, 1, 0, 0] → [1, 0, 0];
                [0, 1, 0, 1] → [0, 1, 0];
                [0, 1, 1, 0] → [0, 0, 1];
                [0, 1, 1, 1] → [0, 0, 1];
                [1, 0, 0, 0] → [1, 0, 0];
                [1, 0, 0, 1] → [1, 0, 0];
                [1, 0, 1, 0] → [0, 1, 0];
                [1, 0, 1, 1] → [0, 0, 1];
                [1, 1, 0, 0] → [1, 0, 0];
                [1, 1, 0, 1] → [1, 0, 0];
                [1, 1, 1, 0] → [1, 0, 0];
                [1, 1, 1, 1] → [0, 1, 0];
```

Figure 21.11 ABEL representation of the Truth table of a 2-bit Comparator

The ABEL notation can be rewritten by defining a set. Fig 21.12

```
INPUT = [A1, A0, B1, B0];

TRUTH_TABLE    ( INPUT → [G, E, L] )
                0 → [0, 1, 0];
                1 → [0, 0, 1];
                2 → [0, 0, 1];
                3 → [0, 0, 1];
```

```

4 → [1, 0, 0];
5 → [0, 1, 0];
6 → [0, 0, 1];
7 → [0, 0, 1];
8 → [1, 0, 0];
9 → [1, 0, 0];
10 → [0, 1, 0];
11 → [0, 0, 1];
12 → [1, 0, 0];
13 → [1, 0, 0];
14 → [1, 0, 0];
15 → [0, 1, 0];

```

Figure 21.12 ABEL representation of a Truth Table of a 2-bit Comparator using a set **Test Vectors**

Once the Logic circuit design has been entered its operation is verified by using 'test vectors'. A 'test vector' specifies the inputs and the corresponding outputs. The software simulates the operation of the logic circuit by applying the test vector and checking the outputs. Test vectors are essentially the same as Truth Tables. Figure 21.13

```

TEST_VECTORS ( [A1, A0, B1, B0] → [G, E, L] )
[0, 0, 0, 0] → [0, 1, 0];
[0, 0, 0, 1] → [0, 0, 1];
[0, 0, 1, 0] → [0, 0, 1];
[0, 0, 1, 1] → [0, 0, 1];
[0, 1, 0, 0] → [1, 0, 0];
[0, 1, 0, 1] → [0, 1, 0];
[0, 1, 1, 0] → [0, 0, 1];
[0, 1, 1, 1] → [0, 0, 1];
[1, 0, 0, 0] → [1, 0, 0];
[1, 0, 0, 1] → [1, 0, 0];
[1, 0, 1, 0] → [0, 1, 0];
[1, 0, 1, 1] → [0, 0, 1];
[1, 1, 0, 0] → [1, 0, 0];
[1, 1, 0, 1] → [1, 0, 0];
[1, 1, 1, 0] → [1, 0, 0];
[1, 1, 1, 1] → [0, 1, 0];

```

Figure 21.13 **Test Vector of a 2-bit Comparator**

```

INPUT = [A1, A0, B1, B0];
TEST_VECTORS ( INPUT → [G, E, L] )
0 → [0, 1, 0];
1 → [0, 0, 1];
2 → [0, 0, 1];
3 → [0, 0, 1];
4 → [1, 0, 0];
5 → [0, 1, 0];
6 → [0, 0, 1];
7 → [0, 0, 1];

```

```

8 → [1, 0, 0];
9 → [1, 0, 0];
10 → [0, 1, 0];
11 → [0, 0, 1];
12 → [1, 0, 0];
13 → [1, 0, 0];
14 → [1, 0, 0];
15 → [0, 1, 0];

```

Figure 21.14 Test Vector of a 2-bit Comparator using a set

The ABEL Input File

When an Input (source) file is created in ABEL a module is created which has three sections. The three sections are

4. Declarations

The declaration section generally includes the device declaration, pin declarations and set declarations. Figure 21.15. Device declaration is used to specify the PLD device that is to be programmed. The device is referred to as the target device.

```

Decoder device 'P22V10';

A0, A1, A2, A3, PIN 1, 2, 3, 4;

INPUT = [A1, A0, B1, B0];

```

Figure 21.15 ABEL Input declarations

The 'Decoder' is a description which can be anything defined by the user
 The 'device' is a reserved keyword which can be in lower or upper case.
 The 'P22V10' is the device name. It should be in the format shown.

'PIN' is a keyword which can be in lower or upper case.

Pin declaration defines the relationship between the variables and the corresponding pin numbers of the PLD.

'INPUT' defines a set made up of set elements A1, A0, B1 and B0. In subsequent ABEL notations the set 'INPUT' can be used instead of set variables.

5. Logic Descriptions

Logic descriptions include the three methods of describing a logic circuit. Two methods the Boolean equation and the Truth Table method already have been discussed.

6. Test Vectors

The Test Vector format has been described. The Test vector description is used to simulate the logic circuit and verify its operation.

The Documentation file

After an input file is processed by ABEL a documentation file is generated which provides a hardcopy of the final reduced equations, a JEDEC file and a device pin diagram.

The JEDEC file

The JEDEC file is downloaded to the PLD programmer to program the appropriate PLD device.

CS Study With Amir

ABEL INPUT FILE OF A QUAD 1-OF-4 MUX

A Quad 1-of-4 MUX has four Multiplexers, each Multiplexer has four inputs and a single output. Each multiplexer has two select inputs to select one of the four inputs. The two select inputs are common to all the four multiplexers. The function table of the Quad 1-of-4 MUX is shown in table 22.1.

| Select Inputs | | Outputs | | | |
|----------------|----------------|------------------|------------------|------------------|------------------|
| S ₁ | S ₀ | D _{out} | C _{out} | B _{out} | A _{out} |
| 0 | 0 | D ₀ | C ₀ | B ₀ | A ₀ |
| 0 | 1 | D ₁ | C ₁ | B ₁ | A ₁ |
| 1 | 0 | D ₂ | C ₂ | B ₂ | A ₂ |
| 1 | 1 | D ₃ | C ₃ | B ₃ | A ₃ |

Table 22.1 Truth table of a Quad 1-of-4 Multiplexer

Module quad_1of4_mux

Title 'Quad 1 of 4 multiplexer in a GAL20V8'

```

mux device 'P20V8';

A0, A1, A2, A3      pin 1, 2, 3, 4;
B0, B1, B2, B3      pin 5, 6, 7, 8;
C0, C1, C2, C3      pin 9, 10, 11, 13;
D0, D1, D2, D3      pin 14, 15, 16, 17;
Aout, Bout, Cout, Dout  pin 21, 20, 19, 18;
S0, S1              pin 22, 23;
    
```

Equations

```

Aout = !S1 & !S0 & A0 # !S1 & S0 & A1 # S1 & !S0 & A2 # S1 & S0 & A3;
Bout = !S1 & !S0 & B0 # !S1 & S0 & B1 # S1 & !S0 & B2 # S1 & S0 & B3;
Cout = !S1 & !S0 & C0 # !S1 & S0 & C1 # S1 & !S0 & C2 # S1 & S0 & C3;
Dout = !S1 & !S0 & D0 # !S1 & S0 & D1 # S1 & !S0 & D2 # S1 & S0 & D3;
    
```

Test_vectors

([S1, S0, A0, A1, A2, A3, B0, B1, B2, B3, C0, C1, C2, C3, D0, D1, D2, D3] → [Aout, Bout, Cout, Dout])

```

"S S A A A B B B C C C C D D D D outputs
"0 1 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3      A B C D

[0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1] → [1, 0, 0, 0];
[0, 1, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1] → [0, 1, 0, 0];
[1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1] → [0, 0, 1, 0];
[1, 1, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1] → [0, 0, 0, 1];
[0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1] → [1, 1, 1, 0];
[0, 1, 1, 1, 1, 0, 1, 1, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1] → [1, 1, 0, 1];
[1, 0, 1, 1, 1, 0, 1, 1, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1] → [1, 0, 1, 1];
[1, 1, 1, 1, 1, 0, 1, 1, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1] → [0, 1, 1, 1];
END
    
```

Figure 22.1 ABEL Input file for the Quad 1-of-4 MUX

Implementation of Quad MUX

The Quad Multiplexer has 16 inputs, 4 inputs for each Multiplexer. Each multiplexer has a single output, therefore a total of 4 outputs are required. To select an appropriate multiplexer input there are two select input lines connected to all the four multiplexers. The Quad Multiplexer has a total of 22 pins through which the device is operated. The GAL16V8 device can not be used as it does not enough pins to implement the quad multiplexer. The GAL20V8 PLD is used for the implementation of the Quad 1-of-4 Multiplexer. The device has 12 inputs, 2 special function inputs and 8 input/output pins. Four input/output pins of the GAL device are configured as inputs to support the fourth multiplexer inputs D1, D2 and D3 and the select input S0.

Each Multiplexer output Aout , Bout, Cout and Dout is represented by a Sum-of-product Boolean expression, each having four product terms. Refer to figure 21.16. Thus each of the four OLMCs which are connected to the four output pins have four product terms connected to the inputs of the OR gates. The implementation of the multiplexer function Aout is shown in figure 22.2.



Figure 22.2 Implementation of 1-of-4 Multiplexer

Sequential Circuits

The combinational digital circuits have no storage element; therefore combinational circuits handle only instantaneous inputs. The outputs of the combinational circuits also can not be stored. The absence of a memory element restricts the use of digital combinational circuits to certain application areas. The use of a memory element which is capable of storing digital inputs and outputs is an important part of all practical digital circuits.

Consider an ALU which performs Arithmetic and Logical operations. An ALU can not perform its operations unless it is connected to memory elements that store the inputs applied at the inputs of the ALU and outputs from the ALU. Consider an ALU that performs addition operation on a set of numbers, 2, 3, 4 and 5. The ALU can add two numbers at a time;

therefore the ALU has to add the four numbers two at a time. The four numbers have to be stored temporarily, the partial results after adding two numbers also need to be stored. To add the four numbers, the first two numbers 2 and 3 stored in two separate memory elements are added together, the result (5) has to be added to the next number 4. The result (5) is temporarily stored in one of the two memory elements used to store the numbers 2 and 3. The result (5) is added to the third number 4 to provide another partial sum result 9 which has to be stored and then added with the fourth number 5.

In a parallel-to-serial conversion of byte data using a multiplexer and the conversion from serial-to-parallel using a demultiplexer, memory elements are required that store the byte data at the input of the multiplexer for conversion into serial information and another memory element at the output of the demultiplexer for conversion back to parallel.

The counter circuit used in digital circuits count to the next value because of the memory element which stores and remembers the previous count value. A counter can not operate without a memory element.

Digital circuits that use memory elements for their operation are known as Sequential circuits. Thus Sequential circuits are implemented by combining combinational circuits with memory elements.

Latches and Flip-Flops

A latch is a temporary storage device that has two stable states. A latch output can change from one state to the other by applying appropriate inputs. A latch normally has two inputs, the binary input combinations at the latch input allows the latch to change its state. A latch has two outputs Q and its complement \bar{Q} . The latch is said to be in logic high state when $Q=1$ and $\bar{Q}=0$ and it is in the logic low state when $Q=0$ and $\bar{Q}=1$. When the latch is set to a certain state it retains its state unless the inputs are changed to set the latch to a new state. Thus a latch is a memory element which is able to retain the information stored in it.

The NAND gate based S-R (Set-Reset) Latch

An S-R Latch is implemented by connecting two NAND gates together. The output of each NAND gate is connected to the input of the other NAND gate. The unconnected inputs of the two NAND gates are the Set S and Reset R inputs. The outputs of the two NAND gates are the Q and its complement \bar{Q} . The circuit diagram of the NAND based S-R latch is shown in figure 22.3




Figure 22.3 NAND based S-R Latch

The S-R latch has two inputs, therefore four different combinations of inputs can be applied to control the operation of the S-R latch. The four possible input combinations are

1. Inputs S=0 & R=0

- a. Assume that the outputs Q and \bar{Q} are set at logic 1 and logic 0 respectively. Since both the inputs S and R are logic low, therefore both the Q and \bar{Q} outputs are set to 1. The inputs S = 0 and R = 0 are never applied as these inputs result in invalid output states as Q and \bar{Q} should be complements of each other.
- b. Assume that the outputs Q and \bar{Q} are set at logic 0 and logic 1 respectively. Since both the inputs S and R are logic low, therefore both the Q and \bar{Q} outputs are set to 1. The inputs S = 0 and R = 0 are never applied as these inputs result in invalid output states as Q and \bar{Q} should be complements of each other.

The input combination S=0 and R=0 is considered to be invalid as it results in an invalid output of Q=1 and \bar{Q} =1.

2. Inputs S=0 & R=1

- a. Consider that the outputs Q and \bar{Q} have 1 and 0 logic states. The Set input S = 0 sets the output Q to 1. The Q input and the R inputs to gate 2 are both at logic 1, therefore the output \bar{Q} is set to 0.
- b. Consider that initially the Q and \bar{Q} outputs are at logic state 0 and 1 respectively. The Set input S = 0 sets the output Q to 1. The Q input and the R inputs to gate 2 are both at logic 1, therefore the output \bar{Q} is set to 0.

Thus what ever the initial outputs, setting S to 0 and R to 1 sets the Q and \bar{Q} outputs to 1 and 0 respectively.

3. Inputs S=1 & R=0

- a. Initially, the Q and \bar{Q} outputs are at 1 and 0 respectively. The Reset input R=0 sets the output \bar{Q} to 1. The inputs of gate 1, \bar{Q} and S are both at logic 1, therefore the output Q is set to 0.
- b. Initially, if the Q and \bar{Q} outputs are at logic 0 and 1 respectively, setting R to 0 sets \bar{Q} to 1. The inputs of gate 1, \bar{Q} and S are both at logic 1, therefore the output Q is set to 0.

Thus, what ever the outputs, setting S to 1 and R to 0 sets the Q and \bar{Q} outputs to 0 and 1 respectively.

4. Inputs S=1 & R=1

- a. Initially, the Q and \bar{Q} outputs are at 1 and 0 respectively. The inputs of gate 2, Q and R are both at logic 1, therefore the output \bar{Q} is set to 0. The inputs of gate 1, \bar{Q} and S are 0 and 1 respectively, therefore the output is set to 1.
- b. Initially, the Q and \bar{Q} outputs are at 0 and 1 respectively. The inputs of gate 2, Q and R are at logic 0 and 1 respectively, therefore the output \bar{Q} is set to 1. The inputs of gate 1, \bar{Q} and S are both at logic 1 respectively, therefore the output is set to 0.

Thus, with S and R inputs both set to logic 1, the previous output state is maintained. If initially, the Q and \bar{Q} are at logic 1 and 0 respectively, setting S=1 and R=1 maintains the same outputs. Similarly, if initially Q and \bar{Q} are at logic 0 and 1 respectively, setting S=1 and R=1 maintains the same outputs.

A truth-table shows the operation of the S-R NAND based latch. Table 22.2. The Output Q_{t+1} represents the Q output of NAND gate 1 at time interval t+1. When inputs are S = 1 and R = 1 the next state output Q_{t+1} remains the same as the previous state output Q_t . When inputs are S = 0 and R = 1 the output Q is set to 1. When inputs are S = 1 and R = 0 the output Q is set to 0. Inputs S = 0 and R = 0 are not applied as they place the latch in an invalid state. The NAND gate based S-R latch has active-low inputs.

| Input | | Output |
|-------|---|-----------|
| S | R | Q_{t+1} |
| 0 | 0 | invalid |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | Q_t |

Table 22.2 Truth-Table of NAND based S-R Latch

The NOR gate based S-R (Set-Reset) Latch

A NOR based S-R latch is implemented using NOR gates instead of NAND gates. Connections are identical to that of the NAND based latch. The S and R inputs have been switched. Figure 22.2.




Figure 22.4 NOR based S-R Latch

The S-R NOR based latch has two inputs, therefore four different combinations of inputs can be applied to control the operation of the S-R latch. The four possible input combinations are

1. Inputs $S=0$ & $R=0$

- Assume that the outputs Q and \bar{Q} are set at logic 1 and logic 0 respectively. The R and \bar{Q} inputs at gate 1 are both at logic 0, therefore the Q output is set to logic 1. The S and Q inputs at gate 2 are at logic 0 and 1 respectively, therefore the output \bar{Q} is set to logic 0.
- Assume that the outputs Q and \bar{Q} are set at logic 0 and logic 1 respectively. The S and Q inputs at gate 2 are both at logic 0, therefore the \bar{Q} output is set to logic 1. The R and \bar{Q} inputs at gate 1 are at logic 0 and 1 respectively, therefore the output Q is set to logic 0.

Thus, with S and R inputs both set to logic 0, the previous output state is maintained. If initially, the Q and \bar{Q} are at logic 1 and 0 respectively, setting $S=0$ and $R=0$ maintains the same outputs. Similarly, if initially Q and \bar{Q} are at logic 0 and 1 respectively, setting $S=0$ and $R=0$ maintains the same outputs.

2. Inputs $S=0$ & $R=1$

- Consider that the outputs Q and \bar{Q} have 1 and 0 logic states. The Reset input $R = 1$ sets the output Q to 0. The Q input and the S inputs to gate 2 are both at logic 0, therefore the output \bar{Q} is set to 1.
- Consider that initially the Q and \bar{Q} outputs are at logic state 0 and 1 respectively. The Reset input $R = 1$ sets the output Q to 0. The Q input and the S inputs to gate 2 are both at logic 0, therefore the output \bar{Q} is set to 1.

Thus what ever the initial outputs, setting S to 0 and R to 1 sets the Q and \bar{Q} outputs to 0 and 1 respectively.

3. Inputs $S=1$ & $R=0$

- Initially, the Q and \bar{Q} outputs are at 1 and 0 respectively. The Set input $S=1$ sets the output \bar{Q} to 0. The inputs of gate 1, \bar{Q} and R are both at logic 0, therefore the output Q is set to 1.
- Initially, if the Q and \bar{Q} outputs are at logic 0 and 1 respectively, setting S to 1 sets \bar{Q} to 0. The inputs of gate 1, \bar{Q} and R are both at logic 0, therefore the output Q is set to 1.

Thus, what ever the outputs, setting S to 1 and R to 0 sets the Q and \bar{Q} outputs to 1 and 0 respectively.

4. Inputs $S=1$ & $R=1$

- Initially, the Q and \bar{Q} outputs are at 1 and 0 respectively. Since both the inputs S and R are logic 1, therefore both the Q and \bar{Q} outputs are set to 0. The inputs $S = 1$ and $R = 1$

are never applied as these inputs result in invalid output states as Q and \bar{Q} should be complements of each other.

- b. Initially, the Q and \bar{Q} outputs are at 0 and 1 respectively. Since both the inputs S and R are logic 1, therefore both the Q and \bar{Q} outputs are set to 0. The inputs $S = 1$ and $R = 1$ are never applied as these inputs result in invalid output states as Q and \bar{Q} should be complements of each other.

The input combination $S=1$ and $R=1$ is considered to be invalid as it results in an invalid output of $Q=0$ and $\bar{Q}=0$.

The truth table of the NOR gate based latch is shown. Table 22.3. When inputs are $S = 0$ and $R = 0$ the next state output Q_{t+1} remains the same as the previous state output Q_t . When inputs are $S = 0$ and $R = 1$ the output Q is set to 0. When inputs are $S = 1$ and $R = 0$ the output Q is set to 1. Inputs $S = 1$ and $R = 1$ are not applied as they place the latch in an invalid state. The NOR gate based S-R latch has active-high inputs.

| Input | | Output |
|-------|---|-----------|
| S | R | Q_{t+1} |
| 0 | 0 | Q_t |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | invalid |

Table 22.3 Truth-Table of NOR based S-R Latch

Comparing the operation of the NOR based and NAND based S-R latches. The NAND based latch has active-low inputs, whereas NOR based latch has active-high inputs. Both the S-R latches are set to logic 1 when the set input is activated and the reset input is inactive. Both the latches are set to logic 0 when the reset input is activated and the set input is inactive. The latches maintain the output state when both the set and reset inputs are inactive. For both the latches both the set and reset inputs can not be activated simultaneously as this leads to invalid output states. The Logic symbols of the two latches are shown in figure 22.5.



Figure 22.5 NOR based Active-High and NAND based Active-Low S-R Latches

S-R Latch Timing Diagrams

The operation of the active-high and active-low input latches can be understood with the help of timing diagrams. Figure 22.6 shows the timing diagrams of the active high and active-low input latches respectively. In the timing diagram of the NAND based S-R flip-flop,

the inputs $S=0$ and $R=0$ are not applied as it results in an invalid output state. Similarly, in the timing diagram of the NOR based S-R flip-flop, the inputs $S=1$ and $R=1$ are not applied as it results in an invalid output state.




Figure 22.6a Timing diagram of an active-low input S-R latch




Figure 22.6b Timing diagram of an active-high input S-R latch

CStudy With Amir